03/08/2002

```
FILE 'REGISTRY' ENTERED AT 09:31:03 ON 08 MAR 2002
               E TUNGSTEN/CN
               E SILICON/CN
               E SILICON/CN
              1 S E3
Ll
               E POLYSILICON/CN
L2
              1 S E3
    FILE 'HCAPLUS' ENTERED AT 09:32:10 ON 08 MAR 2002
         386768 S TUNGSTEN OR W OR WOLFRAM
L3
        807770 S SILICON OR SI
L4
         14848 S POLYSILICON
L_5
           731 S SILICON ON INSULATOR METAL OXIDE SEMICONDUCTOR OR SOI(W) MOSF
L6
        611243 S TRENCH## OR HOLE# OR GROOVE# OR CHANNEL OR EDGE# OR FLUSH OR
L7
L8
         51436 S (EPI OR ?EPITAX?) (3N) (LAYER? OR FILM OR FILMS OR COAT####)
        314783 S (INSULAT? OR DIELECTRIC OR OXIDE) (3N) (FILM# OR LAYER? OR COAT
L9
         77261 S GATE? OR MEMORY() CELL OR LIBRARY() CELL
L10
           128 S L6 AND L9
L11
         98732 S DRAIN# OR DRIFT# OR (ACTIVE OR DIFFUSION OR SOURCE) (2N) (REGIO
L12
L13
            55 S L11 AND L12
L14
            38 S L13 AND L7
L15
            34 S L14 AND (L5 OR L2 OR METAL?)
    FILE 'REGISTRY' ENTERED AT 09:39:05 ON 08 MAR 2002
               E TUNGSTEN/CN
             1 S E3
1.16
    FILE 'HCAPLUS' ENTERED AT 09:39:28 ON 08 MAR 2002
            32 S L14 AND (L5 OR L2)
L17
             6 S L17 AND METAL?
L18
L19
             1 S L13 AND L8
L20
            48 S L13 AND (L3 OR L1)
L21
            12 S L20 AND METAL?
L22
            6 S (L19 OR L21) NOT L18
L23
           388 S (L16 OR L3) AND (METAL?) AND (L8)
L24
            0 S L23 AND L6
L25
         43805 S MOSFET OR MOSFETS OR (METAL(W)OXIDE(W)SEMICONDUCTOR) OR NMOS
L26
           17 S L25 AND L23
            17 S L26 NOT L21
L27
            23 S L15 AND L10
L28
            19 S L28 NOT (L21 OR L27)
L29
L30
          9339 S L16(L) (LAYER? OR FILM OR COAT####)
L31
             0 S L6 AND L30
           215 S L25 AND L30
L32
          1995 S L25 AND (METAL?)(2N)(LAYER? OR FILM OR COAT####)
L33
          1112 S L25 AND L8
L34
          140 S L32 AND L9
L35
            52 S L35 AND L12
L36
L37
            23 S L36 AND L7
            23 S L37 NOT (L21 OR L27 OR L29)
L38
L39
            34 S L14 AND (L5 OR L2 OR METAL? OR L8)
L40
            28 S L39 NOT L21
L41
            9 S L40 NOT L29
```

03/08/2002

```
L18 ANSWER 1 OF 6 HCAPLUS COPYRIGHT 2002 ACS
    2001:617442 HCAPLUS
     SOI MOSFET devices and fabrication of devices thereof
AN
DN
TI
     International Business Machines Corp., USA
IN
     Jpn. Kokai Tokkyo Koho, 11 pp.
PA
SO
     CODEN: JKXXAF
     Patent
TG
     Japanese
                                          APPLICATION NO. DATE
LA
                  KIND DATE
                                          -----
 FAN.CNT 1
     PATENT NO.
     20010104
                                          JP 2001-78
                      A2 20010824
                                                           20001229
      JP 2001230423 A 20010815
                                          CN 2000-129498
 PΤ
      CN 1308378
      The title devices have buried metallic via holes each
                            20000112
 PRAI US 2000-481914 A
      formed directly below body regions each in alignment to gate, wherein the
      buried metal contacts the body region, but does not contact
      source/drain. The structure provides mutual metal
      connections below the devices where .gtoreq.1 mutual connection
      layers contact the Si insulator film below the
       devices via a buried oxide film. The arrangement
      makes possible for connection from the bottom of source/drain
       diffusion layers and from the body regions. The body contacts provides
       the SOI MOSFETs devices with buried metal
       body contacts for compact integration of the circuits.
  L18 ANSWER 2 OF 6 HCAPLUS COPYRIGHT 2002 ACS
       1999:695053 HCAPLUS
       High-temperature characteristics of zone-melting recrystallized
   AN
   DN
       Lysenko, V. S.; Rudenko, T. E.; Nazarov, A. N.; Kilchitskaya, V. I.;
   TΙ
        Rudenko, A. N.; Limanov, A. B.; Colinge, J.-P.
        Institute of Semiconductor Physics, Kyiv, 252028, Ukraine
   ΑU
        Fiz. Napivprovidn., Kvantova Optoelektron. (1998), 1(1), 101-107
   CS
        Natsional'na Akademiya Nauk Ukraini, Institut Fiziki Napivprovidnikiv
   SO
    PΒ
        The characteristics of enhancement-mode MOS transistors fabricated on
    DT
        zone-melting recrystd. (ZMR) Si-on-insulator (SOI) films
    LA
         were systematically exptl. studied from 25 to 300.degree...
    AΒ
         temp.-dependent parameters (the threshold voltage, the channel
         mobility, subthreshold slope, off-state leakage currents) of ZMR
         SOI MOSFETs are described and compared with both theory
         and SIMOX devices. High carrier mobilities and low off-state leakage
         currents can be obtained in thin-film ZMR SOI MOSFETS
         at elevated temps. At T=300.degree., far beyond the operating range of
         bulk Si devices, the off-state leakage current in ZMR SOI
         MOSFETs with a 0.15 .mu.m-thick Si film was only 0.5 nA/.mu.m (for
         VD = 3 V), that is 3-4 orders of magnitude lower than typical values in
         bulk Si devices. The presented results demonstrate that CMOS devices
          fabricated on sufficiently thin ZMR SOI films are well suited for
                  THERE ARE 10 CITED REFERENCES AVAILABLE FOR THIS RECORD
          high-temp. applications.
                  ALL CITATIONS AVAILABLE IN THE RE FORMAT
     RE.CNT 10
```

```
ANSWER 3 OF 6 HCAPLUS COPYRIGHT 2002 ACS
AN
    1999:409511 HCAPLUS
DN
    131:38421
    Semiconductor device including a SOI MOSFET having
TI
     source and drain electrodes comprising a metal
     silicide layer and method of making the same
    Onishi, Hideaki
IN
    Nec Corp., Japan
Eur. Pat. Appl., 15 pp.
PA
SO
    CODEN: EPXXDW
DT
    Patent
LA
    English
FAN.CNT 1
    PATENT NO.
                     KIND DATE
                                          APPLICATION NO. DATE
                      ----
                           -----
                                           -----
    EP 924773 A1
                           19990623 EP 1998-123767
                                                           19981214
PΤ
        R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT,
            IE, SI, LT, LV, FI, RO
    JP 11177103
                     A2
                           19990702
                                          JP 1997-362498
                                                            19971215
    CN 1220496
                      Α
                            19990623
                                          CN 1998-123350
                                                            19981214
    TW 396459
                      В
                            20000701
                                          TW 1998-87120779 19981214
PRAI JP 1997-362498
                     Α
                           19971215
    SOI MOS devices, including MOSFETs, which avoid the narrow line effect are
    composed of a Si substrate, thin dielec. film, and a
     thin Si film on top. The MOS device has a channel region of 1
     cond. type and source and drain regions of a
     2nd type and a refractory metal silicide adjoining a part of the
     source and drain regions. A
    polysilicon layer forms a portion of the Si film between the
     silicide and the dielec. film. A fabrication method
     involves arsenic ion implantation amorphization of a silicon epitaxial
     film with subsequent RTA to form the polysilicon film.
             THERE ARE 7 CITED REFERENCES AVAILABLE FOR THIS RECORD
RE.CNT 7
             ALL CITATIONS AVAILABLE IN THE RE FORMAT
L18
    ANSWER 4 OF 6 HCAPLUS COPYRIGHT 2002 ACS
     1998:96502 HCAPLUS
AN
     128:211476
DN
     Effects of buried oxide stress on thin-film
TI
     silicon-on-insulator metal-oxide-
     semiconductor field-effect transistor
    Lee, Jong-Wook; Nam, Myung-Hee; Oh, Jeong-Hee; Yang, Ji-Woon; Lee,
ΑU
     Won-Chang; Kim, Hyung-Ki; Oh, Min-Rok; Koh, Yo-Hwan
     Semiconductor Research Division, Hyundai Electronics Industries Co., Ltd.,
CS
     Ichon-si, Kyoungki-do, 467-860, S. Korea
    Appl. Phys. Lett. (1998), 72(6), 677-679
SO
    CODEN: APPLAB; ISSN: 0003-6951
PΒ
    American Institute of Physics
DT
    Journal
LA
    English
AB
    Thin-film Si-on-insulator (SOI) device characteristics
    were studied in terms of stress in the buried oxide interface by both
    simulation and expt. Bonded SOI wafer with a 400 nm buried oxide and SOI
    wafer with a 100 nm buried oxide which is made by implanted O were used as
    a substrate for device fabrication. From the simulation, the 100 nm
    buried oxide has higher compressive stress than the 400 nm counterpart
    after the local oxidn. of Si process. With the highly
    compressive-stressed buried oxide, B atoms may accumulate at the Si side,
```

esp. at the Si edge, under tensile stress so that these accumulated B atoms increase threshold voltage of the edge channel. Therefore, there is no hump of the drain current in the subthreshold drain current-gate-voltage characteristics of thin-film SOI n-channel metal -oxide-semiconductor field-effect transistors (MOSFET) with the highly compressed buried oxide.

- L18 ANSWER 5 OF 6 HCAPLUS COPYRIGHT 2002 ACS 1995:467548 HCAPLUS AN
- DN 123:23152
- Low-temperature drain current characteristics in sub-10-nm-thick ΤI SOI nMOSFET's on SIMOX (separation by implanted oxygen) substrates
- Omura, Yasuhisa; Nagase, Masao AU
- NTT LSI Lab., Kanagawa, 243-01, Japan CS
- Jpn. J. Appl. Phys., Part 1 (1995), 34(2B), 812-16 SO CODEN: JAPNDE; ISSN: 0021-4922
- Journal DΤ
- English LA
- This paper describes specific features in low-temp. drain AB current and transconductance characteristics of this silicon-on-insulator n-channel metal-oxide-semiconductor field effect transistors (SOI nMOSEFT's) with a sub-10-nm-thick silicon layer and presents some simple anal. based on quantum mechanics. It is suggested that these features originate from the two-dimensional subband system in the thin SOI layer and its local deviation based on the local-deviated silicon layer thickness reflecting the buried oxide layer surface morphol. of high-temp.-annealed SIMOX substrates.
- L18 ANSWER 6 OF 6 HCAPLUS COPYRIGHT 2002 ACS
- 1993:31485 HCAPLUS AN
- DN 118:31485
- Thin-film SOI-MOS field-effect transistors and fabrication thereof ΤI
- ΙN Matsumoto, Hiroshi
- PΑ NEC Corp., Japan
- Jpn. Kokai Tokkyo Koho, 7 pp. SO CODEN: JKXXAF
- דת Patent
- LA Japanese
- FAN.CNT 1

PΙ

PATENT NO. KIND DATE APPLICATION NO. DATE ----------19920618 JP 04171766 A2 JP 1990-299294

AB The title FET has a small Si region at a 3-corner joining point from a source region, a Si interlayer substrate, and an insulative sublayer substrate; where the Si region provides a high concn. of hole-electron recombination centers to enhance cancelling of its hole concn. The title fabrication involves: (1) forming a component region by component sepn. method on the thin-film SOI substrate; (2) forming a gate oxide film; (3) patterning the gate oxide film; (4) doping in self-alignment over the patterned gate oxide film as its mask to form source and drain regions; (5) depositing an

19901105

insulator interlayer film; (6) annealing for activation;

(7) giving a contact hole; (8) depositing a metal

circuit layer; and (9) patterning the circuit layer, wherein the Si region is formed, before or after the formation of the source and drain regions, by diagonally doping at the 3-corner joining point with an ion possible for the recombination at a level near

STIC-EIC 2800

CP4-9C18

03/08/2002

the center of its forbidden band width of Si. The hole-electron recombination centers provide enhancement for cancellation of a hole concn. which otherwise causes deterioration of its withstand voltage in the FET.

```
03/08/2002
L22 ANSWER 1 OF 6 HCAPLUS COPYRIGHT 2002 ACS
   Silicon-on-insulator structure with a body contact
AN
    Lin, Hongchin; Wong, Shyh-Chyi
     Windbond Electronics Corp., Taiwan
PA
     U.S., 15 pp.
SO
     CODEN: USXXAM
     Patent
                                         APPLICATION NO. DATE
 DT
    English
                                          -----
 LA
                    KIND DATE
 FAN.CNT 1
                                          US 2000-579941 20000526
      PATENT NO.
                     ____
      _____
 PI US 6348714 B1 20020219
      The present invention relates to a device formed on a silicon-on-insulator
      (SOI). More particularly, the present invention relates to a MOSFET
 PRAI TW 2000-89107354 A
      formed on a SOI with a body contact. A SOI device structure is formed on
      a SOI substrate having a body contact. The SOI substrate has an
       insulating layer thereon and a Si layer is disposed on
       the insulating layer. A gate is disposed on the Si
       are resp. disposed within the Si layer beside the gate. A body contact is
       provided at an interface between the insulating layer
       and the Si layer in which the body contact is preferably located between
       the source region and the gate. The body contact,
       disposed between the source region and the gate can
       reduce kink effect and body effect, thereby enhancing the performance of
                THERE ARE 7 CITED REFERENCES AVAILABLE FOR THIS RECORD
        device formed on SOI.
                 ALL CITATIONS AVAILABLE IN THE RE FORMAT
   L22 ANSWER 2 OF 6 HCAPLUS COPYRIGHT 2002 ACS
        2001:563788 HCAPLUS
        High-frequency SOI MOSFET and method of manufacturing
    DN
    TΤ
        Bhalla, Anup; Kim, Paul; Korec, Jacek
        Siliconix Incorporated, USA
    IN
        Eur. Pat. Appl., 19 pp.
    PΑ
    SO
         CODEN: EPXXDW
         Patent
     DT
                                              APPLICATION NO. DATE
         English
          EP 1120835 A2 20010801 EP 2001-101227 20010119
     FAN.CNT 1
              R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT,
     PΙ
                  IE, SI, LT, LV, FI, RO
                                               JP 2001-15344
          JP 2001244476 A2 20010907
US 2000-491373 A 20000126
          A MOSFET is fabricated in a Si-on-insulator (SOI) chip having a relatively
      PRAI US 2000-491373
           thin active layer (206) overlying an oxide
           intermediate layer (204) and a substrate layer (202). The
           MOSFET is a lateral device wherein contact is made to the source (212)
           from the back side of the chip by a conductive plug (246) that extends
           from the surface of the active layer through the active layer
           and the oxide layer (204) into the substrate (202).
           To improve its performance at high frequencies, the MOSFET may contain a
```

Si-Ge multilayer (230) structure formed on the active layer and its polysilicon gate (210) may contain an overlying silicide layer (234). gate oxide may be made thicker at the drain end of the gate to protect against the peak elec. field that typically occurs in this region.

- ANSWER 3 OF 6 HCAPLUS COPYRIGHT 2002 ACS L22
- 1999:348066 HCAPLUS AN
- DN 131:95569
- ΤI Buried layer engineering to reduce the drain-induced barrier lowering of sub-0.05 .mu.m SOI-MOSFET
- ΑU Koh, Risho
- Silicon Systems Research Laboratories, NEC corporation, Kanagawa, CS 229-1198, Japan
- Jpn. J. Appl. Phys., Part 1 (1999), 38(4B), 2294-2299 SO CODEN: JAPNDE; ISSN: 0021-4922
- Japanese Journal of Applied Physics PΒ
- DT Journal
- English LA
- The influence of the buried layer structure on the drain-induced AB barrier lowering (DIBL) was studied for a Si-on-insulator metal -oxide-Si field-effect-transistor (SOI-MOSFET) by a two-dimensional device simulator. The buried layer thickness and the dielec. const. of the buried layer are varied systematically. The degrdn. on the threshold voltage can be sepd. into two components. One component originates from the elec. flux via the SOI layer and the other via the buried layer. The buried insulator engineering which controls the thickness and the dielec. const. of the buried layer is effective in reducing the latter component. The gate length limit can be reduced by 23% by the buried air gap structure where the dielec. const. of the buried layer is 1.0.
- RE.CNT 18 THERE ARE 18 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT
- L22 ANSWER 4 OF 6 HCAPLUS COPYRIGHT 2002 ACS
- AN 1998:50928 HCAPLUS
- DN 128:161448
- ΤI The influence of the buried oxide defects on the gate oxide reliability and drain leakage currents of the silicon-oninsulator metal-oxide-semiconductor
  - field-effect transistors
- Iwamatsu, Toshiaki; Ipposhi, Takashi; Yamaguchi, Yasuo; Imai, Yukari; ΑU Maegawa, Shigeto; Tsubouchi, Natsuro; Nishimura, Tadashi
- CS ULSI Laboratory, Mitsubishi Electric Corporation, Hyogo, 664, Japan
- SO Jpn. J. Appl. Phys., Part 1 (1997), 36(12A), 7104-7109 CODEN: JAPNDE; ISSN: 0021-4922
- PΒ Japanese Journal of Applied Physics
- DTJournal
- LA English
- AΒ The relation between gate oxide and buried oxide (BOX) reliabilities was investigated for several silicon on insulator (SOI) materials. The yield values of the gate oxide breakdown depend on the BOX leakage currents. The gate leakage currents and BOX leakage currents were obsd. at the same position by optical luminescence. By scanning electron microscope (SEM) observation at the luminescence region in the low-dose sepn. by implanted oxygen (SIMOX) substrate, it was found that the SOI layer had disappeared, and voids appeared in the BOX layer. In addn., Qbd of the gate oxide was low in the capacitor where the BOX leakage currents were obsd. It is thought that the cryst. quality of the SOI layer on the imperfect BOX layer was degraded, causing the gate

leakage currents. Moreover, it was obsd. that the yield value of the drain leakage currents of the SOI metal -oxide-semiconductor field-effect transistors (MOSFET's) also depended on the BOX leakage currents.

- L22 ANSWER 5 OF 6 HCAPLUS COPYRIGHT 2002 ACS
- AN 1997:466916 HCAPLUS
- DN 127:169707
- TI An advanced Ge preamorphization salicide technology for ultra-thin-film SOI CMOS devices
- AU Hsiao, Tommy C.; Liu, Ping; Woo, Jason C. S.
- CS Department of Electrical Engineering, University of California, Los Angeles, CA, 90095, USA
- SO IEEE Electron Device Lett. (1997), 18(7), 309-311 CODEN: EDLEDZ; ISSN: 0741-3106
- PB Institute of Electrical and Electronics Engineers
- DT Journal
- LA English
- The authors propose a new approach to implement salicide on thin-film silicon-on-insulator (SOI) through the amorphization of the source/drain (S/D) regions by a germanium implantation. The amorphous film greatly reduces the silicide formation energy and effectively controls the silicide depth. This results in a much lower thermal cycle and increased flexibility in the choice of metal thickness. SOI NMOS devices fabricated using this novel salicide technol. have shown substantially reduced S/D resistance as well as good device performance. This technol is applicable to PMOS SOI MOSFET's as well.
- L22 ANSWER 6 OF 6 HCAPLUS COPYRIGHT 2002 ACS
- AN 1997:421417 HCAPLUS
- DN 127:169664
- TI Effect of buried oxide thickness in a thin-film silicon on insulator power metal-oxide-semiconductor field-effect transistor
- AU Matsumoto, Satoshi; Yachi, Toshiaki
- CS NTT Integrated Information and Energy Systems Laboratories, Tokyo, 180, Japan
- SO Jpn. J. Appl. Phys., Part 1 (1997), 36(6A), 3438-3442 CODEN: JAPNDE; ISSN: 0021-4922
- PB Japanese Journal of Applied Physics
- DT Journal
- LA English
- AB Effect of buried oxide thickness in a thin-film Si on insulator (SOI) power metal-oxide-semiconductor field-effect (MOSFET) transistor is demonstrated. In the thin-film SOI power MOSFETs fabricated on a sepn. by implanted O (SIMOX) substrate, devices with a thin buried oxide showed higher performance than ones with a thick buried oxide. The device with thinner top Si layer operated in a fully depleted mode. The min. specific on-resistance of the fabricated device was 60 m.OMEGA. mm2 at a breakdown voltage of 32 V.

=> D BIB AB 1-5

```
L27 ANSWER 1 OF 17 HCAPLUS COPYRIGHT 2002 ACS
```

AN 2002:123569 HCAPLUS

DN 136:176547

TI Method of making interconnect structure with cobalt silicide diffusion barrier layer

IN Givens, John H.

PA Micron Technology, Inc., USA

SO U.S. Pat. Appl. Publ., 15 pp., Division of U.S. Ser. No. 628,524. CODEN: USXXCO

DT Patent

LA English

FAN.CNT 1

	PATENT NO.	KIND	DATE	APPLICATION NO.	DATE		
PI	US 2002019127	A1	20020214	US 2001-982191	20011018		
PRAI	US 1997-801810	B1	19970214				
	US 1998-198738	B1	19981124				
	US 2000-628524	<b>A</b> 3	20000731				

AΒ Disclosed is a novel method for forming an interconnect structure to provide elec. communication to an isolated junction on a semiconductor substrate assembly. Under the method, an interconnect structure opening extending through an insulating layer to an exposed surface of a junction is provided and a Co layer is deposited in the bottom of the interconnect structure opening. The semiconductor wafer is then annealed to form a Co silicide diffusion barrier layer. A Ti layer may be deposited and used as a diffusion membrane prior to the formation of the Co silicide diffusion barrier layer. The Ti layer also removes native oxide from the bottom of the interconnect structure opening and is stripped off after Co silicide formation. The native oxide may also be cleaned in situ, in which case the Co silicide may be directly formed or it may be formed by depositing a seed layer of Co followed by the co-deposition of Co and Si, an annealing process, and further Co and Si co-deposition. Diffusion barrier liner layer formation and W metalization follow. The Co silicide diffusion barrier layer resulting from the novel method is thinner than prior art diffusion barrier layers, has better epitaxial qualities, and can be sacrificially etched. Cusping and keyholing are reduced and less consumption of Si from the junction occurs. A low resistance diffusion barrier is formed that is resistant to agglomeration.

```
L27 ANSWER 2 OF 17 HCAPLUS COPYRIGHT 2002 ACS
```

AN 2001:582271 HCAPLUS

DN 135:145736

TI CMOS imager with selectively silicided gates

IN Rhodes, Howard E.

PA USA

SO U.S. Pat. Appl. Publ., 18 pp., Division of U.S. Ser. No. 374,990. CODEN: USXXCO

DT Patent

LA English

FAN.CNT 2

	PATENT NO.	KIND	DATE	APPLICATION NO.	DATE		
PI	US 2001012225	A1	20010809	US 2001-777890	20010207		
	US 6333205	B1	20011225	US 1999-374990	19990816		
PRAI	US 1999-374990	A3	19990816				

AB The invention relates to an app. and method for selectively providing a

silicide coating over the transistor gates of a CMOS imager to improve the speed of the transistor gates. The method further includes an app. and method for forming a self aligned photo shield over the CMOS imager.

- L27 ANSWER 3 OF 17 HCAPLUS COPYRIGHT 2002 ACS
- AN 2001:569739 HCAPLUS
- DN 135:130906
- TI Method of making MOSFET with high dielectric constant gate insulator and minimum overlap capacitance
- IN Boyd, Diane Catherine; Hanafi, Hussein Ibrahim; Ieong, Meikei; Natzle, Wesley Charles
- PA International Business Machines Corporation, USA
- SO U.S., 11 pp.

CODEN: USXXAM

DT Patent

LA English

FAN CNT 1

PAN.	~14 T	1					
	PA	TENT NO.	KIND	DATE	APPLICATION NO.	DATE	
ΡI	US	6271094	B1	20010807	US 2000-503926	20000214	
	JP	2001267565	A2	20010928	JP 2001-17484	20010125	
	CN	1309419	Α	20010822	CN 2001-102992	20010213	
	US	6353249	B1	20020305	US 2001-866239	20010525	
	US	2002028555	A1	20020307			
PRAI	US	2000-503926	Α	20000214			

AB Methods of fabricating metal oxide

semiconductor field effect transistor (MOSFET) devices
having a high dielec. const. (k > 7) gate insulator, low overlap
capacitance (0.35 fF/.mu.m or below) and a channel length (sub-lithog.,
e.g., 0.1 .mu.m or less) that is shorter than the lithog.-defined gate
lengths are provided. The methods include a damascene processing step and
a chem. oxide removal (COR) step. The COR step produces a large taper on
a pad oxide layer which, when combined with a high-k gate insulator,
results in low overlap capacitance, sort channel lengths and better device
performance as compared to MOSFET devices that are formed using
conventional complementary metal oxide
semiconductor (CMOS) technologies.

RE.CNT 2 THERE ARE 2 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT

- L27 ANSWER 4 OF 17 HCAPLUS COPYRIGHT 2002 ACS
- AN 2001:371716 HCAPLUS
- DN 134:360268
- TI Metallization outside protective overcoat for improved capacitors and inductors
- IN Erdeljac, John P.; Hutter, Louis Nicholas; Khatibzadeh, M. Ali; Arch, John Kenneth
- PA Texas Instruments Incorporated, USA
- SO U.S., 30 pp.

CODEN: USXXAM

DT Patent

LA English

FAN.CNT 1

	PATENT NO.	KIND	DATE	APPLICATION NO.	DATE
PΙ	US 6236101	B1	20010522	US 1998-183821	19981030
	US 6284617	B1	20010904	US 2001-776511	20010202
	US 2001019865	A1	20010906		
PRAI	US 1997-64865	P	19971105		

US 1998-183821 A3 19981030

AB A thick layer of Cu is formed on the outside the protective overcoat (PO) which protects an integrated circuit, and forms both an inductor and the upper electrode of a capacitor. Placing this layer outside the PO greatly reduces parasitic capacitances with the substrate in the devices.

RE.CNT 16 THERE ARE 16 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT

L27 ANSWER 5 OF 17 HCAPLUS COPYRIGHT 2002 ACS

AN 2001:355077 HCAPLUS

DN 134:347186

TI CMP-free disposable gate process

IN Murtaza, Suhail; Chatterjee, Amitava

PA Texas Instruments Incorporated, USA

SO U.S., 14 pp. CODEN: USXXAM

DT Patent

LA English

FAN.CNT 1

PATENT NO. KIND DATE APPLICATION NO. DATE

PI US 6232188 B1 20010515 US 1998-124854 19980729

PRAI US 1997-54299 P 19970731

AB A method for forming a MOSFET transistor using a disposable gate process which has no need for a chem. mech. polishing step to expose the disposable gate after deposition of the field dielec. The field dielec. is deposited nonconformally by HDP-CVD over a disposable gate structure so that the disposable gate remains partially exposed. After deposition, the partially exposed disposable gate, may then be removed by selective isotropic etch. In the space left by the removal of the disposable gate, the gate dielec. may be formed and the gate electrode may be deposited. Eliminating the need for exposure of the disposable gate by CMP eliminates the problem of polish rate dependence on gate pattern d.

RE.CNT 20 THERE ARE 20 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT

# => D BIB AB 6-9

```
L27 ANSWER 6 OF 17 HCAPLUS COPYRIGHT 2002 ACS
```

AN 2001:247670 HCAPLUS

DN 134:274470

TI A nonvolatile memory device with a high work function floating-gate and method of fabrication

IN Mielke, Neal R.; Gill, Manzur

PA Intel Corporation, USA

SO PCT Int. Appl., 52 pp.

CODEN: PIXXD2

DT Patent

LA English

FAN.CNT 1

PATENT NO. KIND DATE APPLICATION NO. DATE

PI WO 2001024268 Al 20010405 WO 2000-US22784 20000817

W: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN,

```
YU, ZA, ZW, AM, AZ, BY, KG, KZ, MD, RU, TJ, TM
        RW: GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW, AT, BE, CH, CY,
            DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, BF, BJ,
            CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG
                    Α
                           19990924
PRAI US 1999-405553
    A nonvolatile memory device and its method of fabrication is described.
    The elec. erasable nonvolatile memory device of the present invention
    includes a tunnel dielec. formed on a p-type substrate region. A
    floating-gate having a work function of >4.1 eV is formed on the tunnel
    dielec. layer. A dielec. is then formed on the floating-gate. a control
    gate is then formed on the dielec. over the floating-gate.
             THERE ARE 9 CITED REFERENCES AVAILABLE FOR THIS RECORD
             ALL CITATIONS AVAILABLE IN THE RE FORMAT
    ANSWER 7 OF 17 HCAPLUS COPYRIGHT 2002 ACS
    2001:195157 HCAPLUS
ΑN
DN
    134:216057
TI
    Fabrication of MOS transistors and local interconnects using a
     silicon nitride dummy gate technique
    Teo, Kok Hin; Chen, Feng; See, Alex; Chan, Lap
IN
    Chartered Semiconductor Manufacturing, Ltd., Singapore
PA
SO
    U.S., 12 pp.
    CODEN: USXXAM
DT
     Patent
    English
LA
FAN.CNT 1
                    KIND DATE
                                    APPLICATION NO. DATE
     PATENT NO.
    US 6204137 B1 20010320 US 2000-556386 20000424
PΙ
    A new method of forming MOS transistors was achieved. A pad
    oxide layer is grown. A Si nitride layer is deposited. Trenches are
     etched for planned STI. A trench liner is grown inside of the trenches.
    A trench oxide layer is deposited filling the trenches. The trench oxide
     layer is polished down to complete the STI. The same Si nitride layer is
    patterned to form dummy gates. A gate liner layer is deposited. Ions are
     implanted to form lightly doped drain junctions. Sidewall spacers are
     formed adjacent to the dummy gate electrodes and the shallow trench
     isolations. Ions are implanted to form the drain and source junctions.
     An epitaxial Si layer is grown overlying the source
     and drain junctions. A metal layer is deposited. The
     epitaxial Si layer is converted into silicide to form
     silicided source and drain contacts. An interlevel dielec. layer is
     deposited and polished down to the dummy gates. The dummy gates are
     etched away to form openings for the planned transistor gates. A gate
     oxide layer is deposited lining the transistor gate openings. A gate
     electrode layer is deposited to fill the transistor gate openings.
     gate electrode layer is patterned to complete the transistor gates.
             THERE ARE 7 CITED REFERENCES AVAILABLE FOR THIS RECORD
RE.CNT 7
             ALL CITATIONS AVAILABLE IN THE RE FORMAT
L27
    ANSWER 8 OF 17 HCAPLUS COPYRIGHT 2002 ACS
AN
     2001:115427 HCAPLUS
DN
     134:156465
    Method for fabricating single crystal materials over CMOS devices by
TI
```

- IN Kub, Francis J.; Hobart, Karl D.
- PA United States Dept. of the Navy, USA
- PCT Int. Appl., 51 pp. SO CODEN: PIXXD2

```
03/08/2002
```

```
Patent
TG
     English
                                                 APPLICATION NO. DATE
LA
                                                  -----
FAN.CNT 1
                         KIND DATE
                                                  WO 2000-US17876 20000808
     PATENT NO.
                                _____
          W: AU, CA, JP, KR, MX
RW: AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL,
      _____
      WO 2001011670
PΙ
      An aspect of the present invention is a method for making a functional
 PRAI US 1999-371782
      active device (photodetector, laser, LED, optical modulator, optical
       switch, field effect transistor, MOSFET, MODFET, high electron
       mobility transistor, heterojunction bipolar transistor, resonant tunneling
       device, Esaki tunneling device etc.) disposed over a complementary
       having the steps: (a) forming an ultrathin compliant layer direct bonded
       to an oxide layer over said CMOS device; (b) growing an epitaxial
       layer on said ultra-thin compliant layer (c) forming a functional
       active device in said epitaxial layer grown on said
        compliant layer; and (c) interconnecting said functional active device and
        said CMOS device, wherein said CMOS device is configured as either a
        readout circuit or a control circuit for said photodetector.
                  THERE ARE 9 CITED REFERENCES AVAILABLE FOR THIS RECORD
                   ALL CITATIONS AVAILABLE IN THE RE FORMAT
  RE.CNT 9
   L27 ANSWER 9 OF 17 HCAPLUS COPYRIGHT 2002 ACS
        1999:8243 HCAPLUS
        Lateral diffused MOS transistor with trench source contact and
   AN
   DN
   TΤ
         its fabrication
         Hebert, Francois
         Spectrian, USA
         PCT Int. Appl., 24 pp.
    PΑ
    SO
          CODEN: PIXXD2
          Patent
    DT
          English
                                                      APPLICATION NO. DATE
    LA
    FAN.CNT 1
                           KIND DATE
                                                      _____
          PATENT NO.
                                     _____
                                                    WO 1998-US11885 19980610
               9857379

Al 19981217

WO 1998-USI1885

1998U61U

WO 1998-USI1885

1998U61U

CZ, DE,

RE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG,

KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX,

NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT,

UA, UG, UZ, VN, YU, ZW, AM, AZ, BY, KG, KZ, MD, RU, TJ, TM

PM. GH, GM, KE, LS, MW, SD, SZ, UG, ZW, AT, BE, CH, CY, DE, DK, ES,
          WO 9857379
     PΙ
               RW: GH, GM, KE, LS, MW, SD, SZ, UG, ZW, AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG
                                                        AU 1998-78288
                               A
           US 5869875
                                                                            19980610
                                      19981230
                                                        EP 1998-926453
                                A1
           AU 9878288
                                     20000329
                               A1
            EP 988651
                R: DE, FR, GB, IT, NL, SE
                                                                            19980610
                                                        JP 1999-503072
                                       20020205
            JP 2002504267 T2
                                       19970610
      PRAI US 1997-872589
                                 Α
            A lateral diffused MOS transistor formed in an epitaxial
            layer includes a trench source contact. A method of making the
       AB
```

Serial No.:09/924,787

transistor is also described, including an etch step for the trench. 03/08/2002 THERE ARE 4 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT RE.CNT 4

=> D BIB AB 10-17 L27 ANSWER 10 OF 17 HCAPLUS COPYRIGHT 2002 ACS

1998:334182 HCAPLUS AN

Semiconductor device and its production method DNTI

Mitsuwa, Hiroyuki

Sony Corp., Japan TN PΑ

Jpn. Kokai Tokkyo Koho, 14 pp. SO CODEN: JKXXAF

patent DT

LА

APPLICATION NO. DATE Japanese ------19980522 JP 1996-292448 19961105 PATENT NO. KIND DATE FAN.CNT 1 -----US 1997-964649 19971105 JP 10135238 A2 19980522 A 20000328 A 20000-19961105 US 6043552

The invention relates to a semiconductor device having an PRAI JP 1996-292448 epitaxial layer and a conducting layer contg. refractory metal, e.g., a bipolar transistor having an epitaxial base or a field effect transistor having an epitaxial source/drain, wherein the refractory metal contamination in the epitaxial layer due to a heat treatment during the epitaxial growth is prevented by forming a nonmetal conducting layer on the the refractory metal layer, and forming a epitaxial

layer on the nonmetal layer. L27 ANSWER 11 OF 17 HCAPLUS COPYRIGHT 2002 ACS

1996:751376 HCAPLUS

Semiconductor device for MOS transistor and its manufacture AN

Nakamura, Yoshitaka; Kobayashi, Nobuyoshi; Kimura, Shinichiro; Myauchi, TIAkihiro

Hitachi Ltd, Japan

Jpn. Kokai Tokkyo Koho, 6 pp. PΑ

CODEN: JKXXAF

Patent DT

Japanese LA

FAN.CNT 1

APPLICATION NO. DATE A2 19961018 JP 1995-78582 19950404 JP 08274041 PATENT NO. KIND DATE After forming field oxide films and a gate electrode, Si films are formed

selectively on the regions where source/drain diffusion regions will be formed. The Si films may be formed by epitaxy. By the epitaxy, PΙ the Si films are facetted at one edge between the edge of the field oxide film and the Si film. When a (100) Si substrate is used, the facet may be a (111) or (311) plane. Through the facetted Si films, ions are implanted to form source/drain diffusion regions, when source/drain diffusion regions become deep under the facets because the Si film at the facets is thinner than that near the gate electrode. A metal silicide film or a high m.p. metal film may be self-aligned on

The deep diffusion regions prevent the leak-current of the also claimed.

```
L27 ANSWER 12 OF 17 HCAPLUS COPYRIGHT 2002 ACS
     Semiconductor wafer, semiconductor integrated circuit device, and its
     1996:167977 HCAPLUS
AN
DN
     manufacture
     Asakura, Hisao
     Hitachi Ltd, Japan
 IN
     Jpn. Kokai Tokkyo Koho, 15 pp.
 PΑ
      CODEN: JKXXAF
      Patent
                                            APPLICATION NO. DATE
 DΤ
      Japanese
                       A2 19951212 JP 1994-119958
 LA
 FAN.CNT 1
                                                               19940601
       The wafer comprises a SOI structure of a semiconductor layer on an
      PATENT NO.
       insulating layer having a buried wiring. The device has a substrate of
       the SOI structure having a buried wiring working as a semiconductor
       integrated circuit in an insulating layer. The buried wiring may be a
  PΙ
        high-m.p. metal or low-resistant semiconductor. The manuf.
        comprises these steps; forming a 1st insulating film on a substrate,
        forming a buried wiring on the 1st insulating layer, forming a 2nd
        insulating layer covering the wiring on the 1st layer, (optionally,
        leveling the surface,) and forming a semiconductor layer on the 2nd
        insulating layer. The manuf. may contains a patterning process of the
         wiring so that the relative positions of the device and the wiring might
         wiring so that the relative positions of the device and the willing might fit, preferably by using IR or electron beam. The manuf. provides good fit, preferably by using IR or electron beam.
         semiconductor device with low wiring d., which makes lay-out design of the
         wiring easier.
        ANSWER 13 OF 17 HCAPLUS COPYRIGHT 2002 ACS
          1994:21523 HCAPLUS
          Integrated circuit devices and their manufacture
     L27
     DN
          Shida, Satoshi
     тT
          Nippon Electric Co, Japan
     IN
          Jpn. Kokai Tokkyo Koho, 6 pp.
     PΑ
     SO
           CODEN: JKXXAF
                                                 APPLICATION NO. DATE
           Patent
      DT
           Japanese
                                                  _____
                           KIND DATE
      FAN.CNT 1
                                                                    19920108
                            ____
                                                  JP 1992-1148
           PATENT NO.
           The devices comprise (a) polycide-structured complementary MOS
            and (b) bipolar transistor having high-concn. buried layer,
            epitaxial layer, high-concn. collector lead region, and
            metal silicide formed contacting the lead region formed on
            semiconductor substrates. The method involves formation of high-concn.
       AB
            oxide layer on semiconductor substrates in the order; formation of gate
            buried layer, epitaxial layer, and field
             oxide; formation of polycryst. Si on the entire surface; removal of
             polycryst. Si via a mask for formation of collector lead; implantation of
             high-concn. impurities in collector lead to contact the buried layer;
             removal of gate oxide and mask on the collector lead region; formation of
             metal silicide on the entire surface; and leaving the polycryst.
```

Serial No.:09/924,787 03/08/2002

Si only on the gate-forming and collector lead regions by patterning.

- ANSWER 14 OF 17 HCAPLUS COPYRIGHT 2002 ACS
- Digital capacity transient spectroscopy of deep structure defects in III-V 1991:439473 HCAPLUS L27 ANDMsemiconductor structures TI
- Fachbereich Phys., Tech. Univ., Berlin, Fed. Rep. Ger. Korb, Wolfgang
- Report (1989), ETN-90-96057, 145 pp. Avail.: NTIS UΑ From: Sci. Tech. Aerosp. Rep. 1990, 28(12), Abstr. No. N90-19890 CS SO
- DT
- German LA
- The advantages of Deep Level Transient Spectroscopy (DLTS) methods with Report digital transients were shown. Different evaluation methods were estd., such as simulated Boxcar processes with many varied time windows and adaptation of multiexponential theory curves at the measurement data with AB modulation functions. The samples were doped with  $V,\; \boldsymbol{W},\; Ti$  and Fe. Measurements with n-GaAs-MBE layers showed a Ni-impurity by the growth discontinuity. A defect was found in all MBE layers. With Fe-doped and nondoped p+/n- In GaAs diodes the energetic level of this transient metal in InGaAs can be estd. InGaAs-MOS structures and contacts with oxide intermediate layers on n minus In P showed a dominating influence of the oxide on the measurements results.
  - ANSWER 15 OF 17 HCAPLUS COPYRIGHT 2002 ACS 1988:560824 HCAPLUS 1,27

  - Deposition of a silicon monolayer on sapphire using an argon fluoride ΑN DNΤI
  - Ishida, M.; Tanaka, H.; Sawada, K.; Namiki, A.; Nakamura, T.; Ohtake, N. excimer laser for silicon epitaxial growth ΑU
  - Dep. Electr. Electron. Eng., Toyohashi Univ. Technol., Toyohashi, 440, CS
  - J. Appl. Phys. (1988), 64(4), 2087-91 CODEN: JAPIAU; ISSN: 0021-8979 SO

  - Si monolayer deposition on sapphire substrates was investigated by in situ XPS. It involved a direct photolysis of Si2H6 by 193 nm ArF excimer laser דת T.A light (1-2 W/cm2, 70 Hz) at room temp. in a high-vacuum chamber. At first, decompd. Si atoms bound strongly with O atoms on sapphire until the entire sapphire surface was covered, then Si-Si bonds were formed. From the growth mode anal. of the early stage of Si deposition, it can be seen that the growth mode of the deposited layer is a layer-by-layer mode (the Frank-Van der Merwe-type growth). The thickness of the deposited Si layers can be controlled on an at. scale. As these features are suitable for Si-on-sapphire (SOS) epitaxial growth with predeposited layers, SOS epitaxial growth was demonstrated and the SOS films were characterized by replica electron microscopy and fabricating a metal-oxide-semiconductor field-effect transistor.
    - L27 ANSWER 16 OF 17 HCAPLUS COPYRIGHT 2002 ACS
    - 1981:483660 HCAPLUS AN
    - Single and polycrystalline gallium arsenide solar cells using OM-CVD
    - Wang, K. L.; Shin, B. K.; Yeh, Y. C. M.; Stirn, R. J.
    - UΑ CS
    - Proc. Electrochem. Soc. (1979), 79-3 (Proc. Int. Conf. Chem. Vap. SO

Deposition, 7th), 249-60 CODEN: PESODO; ISSN: 0161-6374

DT Journal LA English

AB High quality GaAs epi layers were obtained by a chem.
vapor deposition process using organo-metallic sources (OM-CVD).
Six .mu.-thick GaAs layers grown at 700.degree. on single-crystal
substrates showed a Hall mobility as high as 7800 cm2/V-s at 300 K and low
residual carrier concn. Polycryst. GaAs films on laser-recrystd. Ge on
W must be grown at <650.degree. to avoid excessive shunting in
solar cells. Large area (1 cm2) AMOS (antireflecting metaloxide-semiconductor) solar cells with 15-16% and 5.7%
(air-mass-1) conversion efficiency were obsd. for single-crystal and
polycryst. GaAs thin films, resp.

L27 ANSWER 17 OF 17 HCAPLUS COPYRIGHT 2002 ACS

AN 1978:98197 HCAPLUS

DN 88:98197

TI Producing damage in semiconductor bodies

IN Schwuttke, Guenter Helmut; Yank, Kuei-Hsiung; Gorey, Edward Francis

PA International Business Machines Corp., USA

SO Brit., 14 pp. CODEN: BRXXAA

DT Patent

LA English

FAN.CNT 1

PATENT NO. KIND DATE APPLICATION NO. DATE

GB 1483888 A 19770824 GB 1976-10135 19760313

Impact sound stressing a semiconductor wafer by placing loose

PI GB 1483888 A 19770824 GB 1976-10135 19760313

AB Impact sound stressing a semiconductor wafer by placing loose metal balls on it and acoustically vibrating it produced microdamage in the wafer in a controlled manner. This treatment improved the generation lifetime and yields of MOS capacitors and improved the quality of epitaxial layers subsequently grown. E.g., a series of Si wafers was stressed by bouncing 12-mil-diam. W balls on the their reverse sides 5 min at 1.38 kHz and 40 W to produce 105 Hertzian cracks and damage clusters/cm2. The av. MOS yield of capacitors manufd. from 3 P-.ltbbrac.100.rtbbrac. 2

.OMEGA. cm was 91.7% compared with 33.4% for capacitors manufd. from 2 untreated wafers.

03/08/2002

```
=> D BIB AB 1-5
```

```
L29 ANSWER 1 OF 19 HCAPLUS COPYRIGHT 2002 ACS
     2002:72773 HCAPLUS
     136:127697
     Method for making SOI MOSFET
DИ
TТ
     Oh, Jeong Hee
     Hynix Semiconductor Inc., S. Korea
IN
     U.S. Pat. Appl. Publ., 10 pp.
PΑ
     CODEN: USXXCO
     Patent
DT
```

English APPLICATION NO. DATE LA FAN.CNT 1 KIND DATE -----PATENT NO. \_\_\_\_\_ 20010626 US 2001-891193 PI US 2002009859 A1 20020124 JP 2002033490 A2 20020131 PRAI KR 2000-37414 A 20000630 JP 2001-170062 20010605

Disclosed is a method for making an SOI MOSFET, which is capable of improving threshold voltage variations and a parasitic bipolar effect generated in the formation of fully depleted (FD) SOI semiconductor integrated circuits using a recess channel. The method involves the steps of forming a buried oxide film and an active silicon film over a silicon-on-insulator substrate, forming a channel at a recess channel, forming dummy spacers at opposite side walls of the etched active silicon film, forming a gate between the dummy spacers, forming a photoresist film on the gate and the active silicon film, forming lightly doped drain regions, removing the dummy spacers, forming lightly doped ion regions, resp., forming spacers at opposite side walls of the recess channel region, resp., removing the photoresist film, forming a source region and a drain region, forming source/drain electrodes and a gate

electrode on the resultant structure.

```
L29 ANSWER 2 OF 19 HCAPLUS COPYRIGHT 2002 ACS
```

2001:763499 HCAPLUS AN

SOI semiconductor integrated circuit for eliminating floating body effects DNin SOI MOSFETs and method of fabricating the same TI

Kim, Young-wug; Kim, Byung-sun; Kang, Hee-sung; Ko, Young-gun; Park, Sung-dae; Kim, Min-su; Kim, Kwang-il IN

U.S. Pat. Appl. Publ., 33 pp., Cont.-in-part of U.S. Ser. No. 695,341. PA SO CODEN: USXXCO

Patent DT

English APPLICATION NO. DATE T.A PATENT NO. KIND DATE FAN.CNT 2 \_\_\_\_\_\_\_ PATENT NO. 20010213 US 2001-782116 US 2001031518 A1 20011018 PRAI US 1999-161479 P 19991025 US 2000-695341 A2 20001024

A Si-on-insulator (SOI) integrated circuit and a method of fabricating the SOI integrated circuit are provided. At least 1 isolated transistor active region and a body line are formed on an SOI substrate. The transistor active region and the body line are surrounded by an isolation layer which is in contact with a buried insulating layer of the SOI substrate. A

PΙ

portion of the sidewall of the transistor active region is extended to the body line. Thus, the transistor active region is elec. connected to the body line through a body extension. The body extension is covered with a body insulating layer. An insulated gate pattern is formed over the transistor active region, and 1 end of the gate pattern is overlapped with the body insulating layer.

```
L29 ANSWER 3 OF 19 HCAPLUS COPYRIGHT 2002 ACS
AN
    2001:747271 HCAPLUS
DN
    135:281691
    Design and fabrication of a SOI MOSFET semiconductor
TI
    Adan, Alberto O.
TN
    Sharp Kabushiki Kaisha, Japan
    Eur. Pat. Appl., 21 pp.
    CODEN: EPXXDW
DT
    Patent
    English
LA
FAN.CNT 1
                   KIND DATE
                                 APPLICATION NO. DATE
    PATENT NO.
    EP 1143527 A1 20011010 EP 2001-302968 20010329
PΙ
      R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT,
            IE, SI, LT, LV, FI, RO
                                       JP 2000-102359
    JP 2001284591 A2 20011012
                                                         20000404
                                      US 2001-822251 20010402
CN 2001-117888 20010404
    US 2001028089
                    A1 20011011
                    A 20011010
    CN 1316781
PRAI JP 2000-102359 A
                         20000404
    A semiconductor device of SOI structure comprises a surface semiconductor
    layer in a floating state, which is stacked on a buried insulating
    film so as to construct an SOI substrate, source/
    drain regions of 2nd cond. type which are formed in the
    surface semiconductor layer, a channel region of 1st cond. type
    between the source/drain regions and a
    gate electrode formed on the channel region through a
    gate insulating film; in which the surface
    semiconductor layer has a potential well of the 1st cond. type formed
    therein at and/or near at least one end of the channel region in
    a gate width direction thereof.
RE.CNT 10
             THERE ARE 10 CITED REFERENCES AVAILABLE FOR THIS RECORD
             ALL CITATIONS AVAILABLE IN THE RE FORMAT
L29 ANSWER 4 OF 19 HCAPLUS COPYRIGHT 2002 ACS
    2001:31776 HCAPLUS
AN
   134:109030
DN
    Lateral thin-film silicon-on-insulator (SOI) device
TI
    having a gate electrode and a field plate electrode
IN
    Simpson, Mark; Letavic, Theodore
PA
    Koninklijke Philips Electronics N.V., Neth.
SO
    PCT Int. Appl., 15 pp.
    CODEN: PIXXD2
DT
    Patent
LA
    English
FAN.CNT 5
    PATENT NO.
                   KIND DATE
                                       APPLICATION NO. DATE
    -----
                                        -----
    WO 2001003201
                    A1 20010111
                                        WO 2000-EP5956 20000627
```

W: CN, JP, KR RW: AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE 20020212 US 1999-343912 US 6346451 19990630 B1 20010725 A1 EP 2000-943905 20000627 EP 1118125 R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT, IE, SI, LT, LV, FI, RO PRAI US 1999-343912 19990630 Α 19971224 US 1997-998048 A2 W 20000627 WO 2000-EP5956 A lateral thin-film Si-On-Insulator (SOI) device AΒ includes a semiconductor substrate, a buried insulating layer on the substrate and a lateral transistor device in an SOI layer on the buried insulating layer and having a source region of a 1st cond. type formed in a body region of a 2nd cond. type opposite to that of the 1st. A lateral drift region of a 1st cond. type is provided adjacent the body region, and a drain region of the 1st cond. type is provided laterally spaced apart from the body region by the drift region. A gate electrode is provided over a part of the body region in which a channel region is formed during operation and extending over a part of the lateral drift region adjacent the body region, with the gate electrode being at least substantially insulated from the body region and drift region by an insulation region. In order to provide improved breakdown voltage characteristics, a dielec. layer is provided over at least a part of the insulation region and the gate electrode, and a field plate electrode is provided over at least a part of the dielec. layer which is in direct contact with the insulation region, with the field plate electrode being connected to an electrode of the lateral transistor device. THERE ARE 7 CITED REFERENCES AVAILABLE FOR THIS RECORD

RE.CNT 7 ALL CITATIONS AVAILABLE IN THE RE FORMAT

ANSWER 5 OF 19 HCAPLUS COPYRIGHT 2002 ACS L29

2000:827079 HCAPLUS AN

DN 134:79346

- TISimultaneous extraction of the silicon film and front oxide thicknesses on fully depleted SOI nMOSFETs
- Nicolett, A. S.; Martino, J. A.; Simoen, E.; Claeys, C. ΑU
- Laboratorio de Sistemas Integraveis, Universidade de Sao Paulo, LSI / PEE CS / USP, Sao Paulo, SP, 05508-900, Brazil
- Solid-State Electronics (2000), 44(11), 1961-1969 SO CODEN: SSELA5; ISSN: 0038-1101
- PΒ Elsevier Science Ltd.
- DT Journal
- LA English
- AB This work presents a new method to ext. the silicon film and front oxide thickness on fully depleted silicon-on-insulator (SOI) nMOSFETs. The proposed method exploits the influence of the front/back gate voltages on the back/front channel current regime. To ext. the silicon film thickness, the drain current curve is measured as a function of the back gate voltage VGB with the front interface inverted. When the back interface condition changes due to the back gate voltage, kinks occur in the front drain current for specific VGB biases and these are used by the method. Similarly, the back drain current as a function of the front gate voltage VGF with the back interface inverted shows some kinks at specific VGF, which are used by the method to ext. the front

Serial No.:09/924,787

oxide thickness. MEDICI simulations were used to support the anal., and 03/08/2002 the method was validated exptl.

THERE ARE 17 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT RE.CNT 17

# => D BIB AB 6-9

- L29 ANSWER 6 OF 19 HCAPLUS COPYRIGHT 2002 ACS
- 2000:479683 HCAPLUS AN
- DN
- An analytical model for fully depleted single gate SOI MOS transistors including lattice temperature effects TΙ
- Department of Electrical Engineering, St Louis University, St Louis, MO, UΑ CS 63156, USA
- Int. J. Electron. (2000), 87(2), 129-136 CODEN: IJELA2; ISSN: 0020-7217 SO
- Taylor & Francis Ltd. PB
- DT
- LA
- Journal An anal. model for fully depleted SOI MOSFETs is presented. Major small geometry effects such as carrier velocity satn., mobility degrdn., channel length modulation, and drain AB induced barrier lowering are included. Device self-heating due to low thermal cond. of a buried oxide layer is included in carrier mobility modeling. Thermal effects are also included in threshold voltage expression. Source, drain, and channel resistance effects are also included. Modeled results are compared to available measured data and are shown to be in very good agreement.
- THERE ARE 15 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT RE.CNT 15
- L29 ANSWER 7 OF 19 HCAPLUS COPYRIGHT 2002 ACS
- 2000:212716 HCAPLUS AN
- The behavior of narrow-width SOI MOSFET's with MESA DN TI
- Wang, Hongmei; Chan, Mansun; Wang, Yangyuan; Ko, Ping K. ΑIJ
- Peking University, Beijing, Peop. Rep. China
- IEEE Trans. Electron Devices (2000), 47(3), 593-600 CS CODEN: IETDAI; ISSN: 0018-9383 SO
- Institute of Electrical and Electronics Engineers PΒ
- Journal DTNarrow-width effects in thin-film silicon-on-insulator English LA(SOI) MOSFET's with MESA isolation technol. have been studied theor. and exptl. As the channel width of the MOSFET is ΔB scaled down, the gate control of the channel potential is enhanced. It leads to the suppression of drain current dependence on substrate bias and punch-through effect in narrow-width devices. The variation of threshold voltage with the channel width is also studied and is found to have a strong dependence on thickness of silicon film, interface charges in the buried oxide, and
  - THERE ARE 20 CITED REFERENCES AVAILABLE FOR THIS RECORD channel type of SOI MOSFET. ALL CITATIONS AVAILABLE IN THE RE FORMAT RE.CNT 20
  - L29 ANSWER 8 OF 19 HCAPLUS COPYRIGHT 2002 ACS

```
1999:653380 HCAPLUS
AN
DN
    131:265761
    Semiconductor devices and method for their fabrication
TT
    Hwang, Jeong Mo; Son, Jeong Hwan
IN
    LG Semicon Co., Ltd., S. Korea
PΑ
    Ger. Offen., 12 pp.
SO
     CODEN: GWXXBX
DT
    Patent
    German
LA
FAN.CNT 1
                 KIND DATE APPLICATION NO. DATE
     PATENT NO.
                                          ______
     _____
                     ----
    DE 19900992 A1 19991007
PТ
                                         DE 1999-19900992 19990113
     DE 19900992
                     C2 20010705
     JP 11297854
                    A2 19991029
                                         JP 1998-357561 19981216
    JP 3002989
                     B2 20000124
TW 406352 B 20000921
US 6218248 B1 20010417
US 2001000411 A1 20010426
US 6337505 B2 20020108
PRAI KR 1998-11669 A 19980402
                                         TW 1999-88104413 19990320
                                          US 1999-285258 19990402
                                         US 2000-741439
                                                           20001221
    KR 1998-11669 A 19980402
US 1999-285258 A3 19990402
     In order to prevent floating potentials, a bias potential is applied to a
AB
     substrate of an SOI MOSFET. The semiconductor device
     has first and second impurity ion- implantation layers of predetd. cond.
     types in a semiconductor substrate, on which a covered
     oxide layer and silicon layers are deposited.
     First and second transistors are found on the first and second layers with
     implanted impurity ions and form drain- and source
     areas as well as a gate area. There are
     trenches between the first and second transistors which extend to
     the first and second areas that are implanted with impurity ions. Single
     crystal silicon films are connected with the drain- and
     source-areas of the resp. transistors as well as with
     the first and second impurity ion implanted films and are located on the
     sides of the trenches. Charge carrier emitting electrodes are
     connected to the first and second impurity-implanted layers resp. on the
     sides of the resp. transistors, to produce charge carriers that are created
     in the resp. transistors by impact ionization.
L29 ANSWER 9 OF 19 HCAPLUS COPYRIGHT 2002 ACS
AN
     1999:196456 HCAPLUS
DN
     130:203867
TI
     SOI-MOSFET and fabrication process thereof
IN
     Adan, Alberto O.
PΑ
     Sharp Kabushiki Kaisha, Japan
SO
     Eur. Pat. Appl., 17 pp.
     CODEN: EPXXDW
DT
     Patent
    English
T.A
FAN.CNT 1
                     KIND DATE
     PATENT NO.
                                          APPLICATION NO. DATE
                    A1 19990317
     ------
                                     EP 1998-305138 19980629
     EP 902482
        R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT,
            IE, SI, LT, LV, FI, RO
                 A2 19990330
                                          JP 1997-241482
     JP 11087719
                                                           19970905
     US 6288425
                     B1
                           20010911
                                         US 1998-99107 19980618
PRAI JP 1997-241482 A 19970905
```

A SOI-MOSFET includes: a substrate; a buried AΒ oxide film formed on the substrate; a top semiconductor layer formed on the buried oxide film, said top semiconductor layer having a portion of a 1st cond. type; a gate electrode formed on the top semiconductor layer with a gate oxide film interposed there between; source and drain regions of a 2nd cond. type formed in the top semiconductor layer and on both sides of the gate electrode;. And an embedded region of the 2nd cond. type which is disposed in the top semiconductor layer and between the source and drain regions and is sepd. from the source and drain regions and from an interface between the top semiconductor layer and the gate oxide film. The embedded region is defined by a tilted implantation of ions of the 1st cond. type, using the gate electrode as a mask. The SOI-MOSFET has a fully depleted surface channel due to the contact potential between said surface channel and the embedded region, whereby the Kink effect is prevented.

RE.CNT 7 THERE ARE 7 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT

#### => D BIB AB 10-14

- L29 ANSWER 10 OF 19 HCAPLUS COPYRIGHT 2002 ACS
- AN 1998:620113 HCAPLUS
- DN 129:296841
- TI The dc characteristics of a silicon-on-insulator metal -semiconductor field effect transistor
- AU Chattopadhyay, P.
- CS Department of Electronic Science, University College of Science, Calcutta, 700009, India
- SO Semicond. Sci. Technol. (1998), 13(9), 1036-1041 CODEN: SSTEET; ISSN: 0268-1242
- PB Institute of Physics Publishing
- DT Journal
- LA English
- The dc characteristics of SOI MOSFETs were investigated considering the energy distribution of interface states, fixed charges in the insulating layer and the effect of back gate bias. It is shown that the depletion layer arising at the insulator-channel interface due to interface states and fixed charges, plays a vital role in fixing the device characteristics. In particular, the role of the above non-idealities on the drain current, pinch-off and threshold voltage of the device was investigated. It was found that, when a back gate bias is applied, the depletion layer width at the insulator-channel interface shrinks and the device regains its normal properties overcoming the effects caused by interface states and fixed charges.
- L29 ANSWER 11 OF 19 HCAPLUS COPYRIGHT 2002 ACS
- AN 1998:456153 HCAPLUS
- DN 129:196451
- TI Hot-carrier effects in thin-film deep submicron SOI/
- AU Cao, Jianmin; Wu, Chuanliang; Shen, Wenzheng; Huang, Chang
- CS Xi'an Electronics Techniques Inst., Lintong, 710600, Peop. Rep. China

```
SO
    Bandaoti Xuebao (1998), 19(4), 280-286
    CODEN: PTTPDZ; ISSN: 0253-4177
PΒ
    Kexue Chubanshe
    Journal
DT
LA
    Chinese
    Starting with 2-dimensional simulation of hot-carrier injection current,
AB
     the authors have discussed the influence of different Si film
     thickness, gate oxide thickness and substrate doping
     on the hot-carrier effects of thin-film deep submicron SOI/
    MOSFET. Simulation results indicate that for different film
     thickness, the carrier concn. in front channel near the
     drain has different influence on the hot-carrier effects,
     sometimes the influence is decisive. Previous conflicting reports
     concerning SOI device hot-carrier effects may result from ignoring the
     influence of the carrier concn. on the hot-carrier effects. The
     simulation also indicates that there is a thickness range (60-100 nm), in
     which the hot-carrier effects is week and insensitive to the thickness.
     Also, in this range, the hot-carrier effects is independent of
     gate oxide thickness and substrate doping. These is helpful to
     the design of high reliability thin-film submicron SOI/
    MOSFET.
L29 ANSWER 12 OF 19 HCAPLUS COPYRIGHT 2002 ACS
    1998:353036 HCAPLUS
AN
    129:11616
DN
    Semiconductor device and its fabrication
TI
    Maeda, Shigenobu; Yamaguchi, Yasuo; Iwamatsu, Toshiaki
IN
PA
    Mitsubishi Denki K. K., Japan; Maeda, Shigenobu; Yamaguchi, Yasuo;
     Iwamatsu, Toshiaki
     PCT Int. Appl., 76 pp.
SO
     CODEN: PIXXD2
DT
     Patent
    Japanese
LA
FAN.CNT 1
                    KIND DATE
     PATENT NO.
                                        APPLICATION NO. DATE
     ______
                     ----
                                          -----
    WO 9822983 A1
                           19980528
PΤ
                                         WO 1996-JP3369 19961115
        W: JP, KR, US
        RW: AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE
     EP 948057
                     A1 19991006
                                         EP 1996-938489 19961115
        R: DE, FR, GB
    US 2001045601 A1 20011129
WO 1996-JP3369 W 19961115
                           20011129
                                         US 1998-169903
                                                           19981009
PRAI WO 1996-JP3369
    An SOI layer is formed on a Si substrate with a buried insulating
     layer in between. In the SOI layer , SOI-MOSFET
    having a drain area and a source
     area which are so formed to define a channel-forming
     area and a gate electrode layer facing the channel
     forming area with an insulating layer in between is
     formed. There is provided a field-shield (FS) isolation structure in
     which an FS plate which faces to the area of the SOI layer near the ends
    of the drain and source areas through the
     insulating layer is provided and the SOI-
    MOSFET is elec. isolated from other elements by fixing the
    potential at the area of the SOI layer facing the plate by imparting a
    predetd. potential to the FS plate. The channel forming area
    has 2 end sections in the channel width direction and a central
```

area in the end sections of the area is shorter than that in the central

part between both end sections, and the channel length of the

```
part.
    ANSWER 13 OF 19 HCAPLUS COPYRIGHT 2002 ACS
     1998:280563 HCAPLUS
AN
DN
     129:74580
    Short channel effects in sub-0.1 .mu.m thin film SOI-
TΙ
    MOSFETS
ΑU
     Rauly, E.; Balestra, F.
     Laboratoire de Physique des Composants a Semiconducteurs (UMR CNRS/INPG).
CS
     ENSERG, Grenoble, 38016, Fr.
     Electron. Lett. (1998), 34(7), 700-701
SO
     CODEN: ELLEAK; ISSN: 0013-5194
     Institution of Electrical Engineers
PΒ
DT
     Journal
    English
LA
     Short channel effects are thoroughly investigated in sub-0.1
AΒ
     .mu.m N channel SOI-MOSFETs by using a
     two-dimensional numerical simulation. Drain-induced barrier
     lowering and charge sharing effects are calcd. as a function of the main
     device parameters for gate lengths down to 0.05 .mu.m.
     impact of the silicon layer, the gate oxide
     and the buried oxide thicknesses, as well as of the Si film doping, are
     shown.
L29 ANSWER 14 OF 19 HCAPLUS COPYRIGHT 2002 ACS
    1998:219318 HCAPLUS
AN
    128:277841
DN
```

Process for fabricating a fully self-aligned SOI MOSFET TI

KIND DATE

- Venkatesan, Suresh; Poon, Stephen; Lutze, Jeffrey; Ajuria, Sergio IN
- Motorola, Inc., USA PΑ
- U.S., 8 pp. SO CODEN: USXXAM

PATENT NO.

- DT Patent
- English LA
- FAN.CNT 1

----------PΙ Α 19980407 US 1995-497317 US 5736435 19950703 A process for fabricating a MOSFET on an SOI substrate includes the AB formation of an active region isolated by field isolation regions and by an insulating layer. A recess is formed in the active region using a masking layer having an opening therein. A gate dielec. layer is formed in the recess and a polycryst. silicon layer is deposited to overlie the masking layer, and to fill the recess. planarization process is carried out to form a gate electrode in the recess, and source and drain regions are formed in a self-aligned manner to the gate electrode. channel region resides intermediate to the source and drain regions and directly below the gate electrode.

## => D BIB AB 15-19

- L29 ANSWER 15 OF 19 HCAPLUS COPYRIGHT 2002 ACS
- 1998:47783 HCAPLUS ΔN
- DN 128:161764
- Insulated gate semiconductor devices in prevention of a TΙ

APPLICATION NO. DATE

substrate floating effect

- IN Nishiyama, Akira; Arizumi, Osamu; Yoshimi, Makoto
- PA Toshiba Corp., Japan
- SO Jpn. Kokai Tokkyo Koho, 14 pp. CODEN: JKXXAF

DT Patent

LA Japanese

FAN.CNT 1

PATENT NO. KIND DATE APPLICATION NO. DATE

PI JP 10012883 A2 19980116 JP 1996-159996 19960620

AB The title p-channel insulative-gate devices under subject to a substrate floating effect comprise (1) a 1st n-semiconductor region and source/drain regions

formed on a 1st insulator film and (2) a gate electrode formed on a 2nd insulator film as a gate insulator provided on the 1st n-semiconductor

region so as to control the current through the 1st semiconductor region.

At least one of source/drain regions are

prepd. by a p-doped 2nd semiconductor region whose forbidden band width is narrower than that of the 1st semiconductor region. The 1st and 2nd semiconductor regions are made from Si and SixGel-x or SixSnl-x, resp. The 2nd semiconductor region may be made from Si which is subject to stress to a direction towards its lattice const. to be expanded. The device arrangement effectively prevents accumulation of hole in the channel and consequently avoids the substrate floating effect which is caused by precision fabrication in SOI p-channel MOSFETs.

- L29 ANSWER 16 OF 19 HCAPLUS COPYRIGHT 2002 ACS
- AN 1997:497338 HCAPLUS
- DN 127:227903
- TI Short channel effects in sub-0.1 .mu.m SOI-
- AU Rauly, E.; Balestra, F.
- CS lab. Phys. Composants Semiconducteurs (UMR-CNRS), ENSERG-INPG, Grenoble, 38016, Fr.
- SO Proc. Electrochem. Soc. (1997), 97-23(Silicon-on-Insulator Technology and Devices), 227-232
  CODEN: PESODO; ISSN: 0161-6374
- PB Electrochemical Society
- DT Journal
- LA English
- AB Short channel effects (SCE) were investigated in sub-0.1 .mu.m N channel SOI-MOSFETs with two-dimensional numerical simulation. The Drain-Induced Barrier Lowering (DIBL) and the charge sharing (CS) effects are calcd. as a function of the main device parameters for gate lengths down to 0.05 .mu.m. The thinning of the silicon layer and the gate oxide leads to a substantial decrease of SCE, whereas the buried oxide has only a slight influence. The impact of the doping of the silicon film is also pointed out.
- L29 ANSWER 17 OF 19 HCAPLUS COPYRIGHT 2002 ACS
- AN 1997:393594 HCAPLUS
- DN 127:102580
- TI 0.18-.mu.m Fully-depleted silicon-on-insulator MOSFET's
- AU Cao, Min; Kamins, Ted; Voorde, Paul Vande; Diaz, Carlos; Greene, Wayne
- CS ULSI Research Laboratory, Hewlett-Packard Laboratories, Palo Alto, CA,

94304, USA IEEE Electron Device Lett. (1997), 18(6), 251-253 SO CODEN: EDLEDZ; ISSN: 0741-3106 Institute of Electrical and Electronics Engineers PΒ DTJournal LΑ English High-performance 0.18-.mu.m gate-length fully-depleted AΒ silicon-on-insulator (FD-SOI) MOSFET's were fabricated using 4-nm gate oxide, 35-nm thick channel, and 80-nm or 150-nm buried oxide layer. An elevated source/ drain structure was used to provide extra silicon during silicide formation, resulting in low source/drain series resistance. Nominal device drive currents of 560 .mu.A/.mu.m and 340 .mu.A/.mu.m were achieved for n-channel and p-channel devices, resp., at a supply voltage of 1.8 V. Improved short-channel performance and reduced self-heating were obsd. for devices with thinner buried oxide layers. L29 ANSWER 18 OF 19 HCAPLUS COPYRIGHT 2002 ACS 1997:49250 HCAPLUS AN DN 126:151624 Method of making a body-contacted SOI MOSFET TI Hsu, Ching-hsiang; Liang, Mong-song IN Taiwan Semiconductor Manufacturing Company Ltd., Taiwan PAU.S., 10 pp. SO CODEN: USXXAM DΤ Patent English LAFAN.CNT 1 PATENT NO. KIND DATE APPLICATION NO. DATE \_\_\_\_\_\_ \_\_\_\_\_\_ US 5591650 A 19970107
US 5804858 A 19980908 US 1995-488683 19950608 PΙ A 19980908 US 5804858 US 1996-721667 19960927 PRAI US 1995-488683 19950608 A new method of forming a Si-on-insulator device having a body node contact is described. Active areas are isolated from each other within a Si-on-insulator layer. Adjacent active areas are doped with dopants of opposite polarities to form .gtoreq.1 n-channel active area and .gtoreq.1 p-channel active area. Gate electrodes are formed over each active area. The area directly underlying the gate electrode and extending downward to the insulator layer comprises the body node. Lightly doped areas are formed beneath the spacers on the sidewalls of the gate electrodes. First ions are implanted into the active areas not covered by a mask, whereby source and drain regions are formed in the .gtoreq.1 n-channel active area and whereby a p-channel body contact region is formed within the .gtoreq.1 p-channel active area where the p-channel body contact region contacts the p-channel body node. Second ions are implanted into the active areas not covered by a mask, whereby source and drain regions are formed in the .gtoreq.1 p-channel active area and whereby an n-channel body contact region is formed within the .gtoreq.1 n-channel active area where the n-

node. The semiconductor substrate is annealed to complete formation of

channel body contact region contacts the n-channel body

the Si-on-insulator device having a body node contact in the manuf. of an integrated circuit.

- L29 ANSWER 19 OF 19 HCAPLUS COPYRIGHT 2002 ACS
- AN 1996:764013 HCAPLUS
- DN 126:68318
- TI Double-charge-sheet model for thin silicon-on-insulator films
- AU Arnold, Emil
- CS Philips Lab., Philips Electronics North America Corp., Briarcliff Manor, NY, 10510, USA
- SO IEEE Trans. Electron Devices (1996), 43(12), 2153-2163 CODEN: IETDAI; ISSN: 0018-9383
- PB Institute of Electrical and Electronics Engineers
- DT Journal
- LA English
- A simple algorithm is proposed that facilitates the calcn. of surface AB potentials and charge densities at the front and back interfaces in thin Si-on-insulator (SOI) layers by decoupling of the potentials and charges at the two interfaces. An expression relating the front surface potential and inversion charge to the front and back gates biases is derived and compared with a numerical soln. of Poisson's equation. The charge-sheet model agrees well with the simulation results over the front-surface bias range from weak to heavy inversion and with the back Si surface biased into accumulation, depletion, and inversion. The results are reasonably accurate for all doping densities of common interest and for SOI film thicknesses .gtorsim.20 nm. An extension of the model to a nonequil. system was used to derive an expression for the drain current in a fully-depleted SOI MOSFET. Other applications of the model include a closed-form anal. soln. for the threshold voltage and a calcn. of the interface-state trapped charge.

### => D BIB AB 1-9

- L41 ANSWER 1 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 2001:613896 HCAPLUS
- DN 135:311543
- TI Advanced SOI p-MOSFETs with strained-Si **channel** on SiGe-on-insulator substrate fabricated by SIMOX technology
- AU Mizuno, Tomohisa; Sugiyama, Naoharu; Kurobe, Atsushi; Takagi, Shin-ichi
- CS Advanced LSI Technology Laboratory, Toshiba Corporation, Yokohama, 235-8522, Japan
- SO IEEE Trans. Electron Devices (2001), 48(8), 1612-1618 CODEN: IETDAI; ISSN: 0018-9383
- PB Institute of Electrical and Electronics Engineers
- DT Journal
- LA English
- We have newly developed an advanced SOI p-MOSFET with strained-Si AB channel on insulator (strained-SOI) structure fabricated by SIMOX (sepn.-by-implanted-oxygen) technol. The characteristics of this strained-SOI substrate and elec. properties of strained-SOI MOSFETs have been exptl. studied. Using strained-Si/relaxed-SiGe epitaxy technol. and usual SIMOX process, we have successfully formed the layered structure of fully-strained-Si (20 nm)/fully-relaxed-SiGe film (290 nm) on uniform buried oxide layer (85 nm) inside SiGe layer. Good drain current characteristics have been obtained in strained-SOI MOSFETs. It is found that the hole mobility is enhanced in strained-SOI p-MOSFETs, compared to the universal hole mobility in an inversion layer and the mobility of control SOI p-MOSFETs. The enhancement of the drive current has been kept const. down to 0.3 .mu.m of the effective channel length.
- RE.CNT 17 THERE ARE 17 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT
- L41 ANSWER 2 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 2001:246895 HCAPLUS
- DN 134:274461
- TI Manufacture of SOI-MOSFETs
- IN Tsuchiaki, Masakatsu
- PA Toshiba Corp., Japan
- SO Jpn. Kokai Tokkyo Koho, 7 pp. CODEN: JKXXAF
- DT Patent
- LA Japanese
- FAN.CNT 1

PATENT NO. KIND DATE APPLICATION NO. DATE

PI JP 2001094111 A2 20010406 JP 1999-269108 19990922

AB The Si layers in SOI wafers are thinned as well as the insulator films under channel regions, source/
drain regions are formed such that they reach the Si substrates below the insulator films, and 2nd channels are formed at the interface of the insulator films and the substrates, where the insulator films are made of oxides resistive to HF.

- L41 ANSWER 3 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 2000:55361 HCAPLUS
- DN 132:86405
- TI Monte Carlo simulation of conductance characteristics in SOI-

# MOSFET

- AU Araya, S.; Yamasaki, K.; Ueno, H.; Mori, N.; Hamaguchi, C.; Perron, L. M.; Lacaita, A. L.
- CS Department of Electronic Engineering, Osaka University, Suita City, 565-0871, Japan
- SO Physica B (Amsterdam) (1999), 272(1-4), 565-567 CODEN: PHYBE3; ISSN: 0921-4526
- PB Elsevier Science B.V.
- DT Journal
- LA English
- AB Front- and back-channel drain-conductance characteristics of SOI-MOSFETs are calcd. by performing a Monte Carlo simulation, and the calcd. results are compared with published exptl. results in order to ext. the roughness parameters of the two interfaces. Effect of image charge in oxide layers in SOI structures is also discussed.
- RE.CNT 8 THERE ARE 8 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT
- L41 ANSWER 4 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 1999:670798 HCAPLUS
- DN 131:305644
- TI Exploration of velocity overshoot in a high-performance deep sub-0.1-.mu.m SOI MOSFET with asymmetric channel profile
- AU Cheng, Baohong; Rao, V. Ramgopal; Woo, Jason C. S.
- CS APRDL, Austin, TX, 78721, USA
- SO IEEE Electron Device Lett. (1999), 20(10), 538-540 CODEN: EDLEDZ; ISSN: 0741-3106
- PB Institute of Electrical and Electronics Engineers
- DT Journal
- LA English
- AB The electron velocity overshoot phenomenon in the inversion layer is exptl. investigated using a novel thin-film silicon-on-insulator (SOI) test structure with channel lengths down to 0.08 .mu.m. The uniformity of the carrier d. and tangential field is realized by employing a lateral asym. channel profile. The electron drift velocity obsd. in this work is 9.5 .times. 106 cm/s for a device with effective channel length 0.08 .mu.m at 300 K. The upward trend in electron velocity can be clearly noticed for decreasing channel lengths.
- RE.CNT 16 THERE ARE 16 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT
- L41 ANSWER 5 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 1999:204850 HCAPLUS
- DN 130:304589
- TI Effects of buried oxide on electrical performance of thin-film silicon-on-insulator metal-oxide-semiconductor field-effect transistor
- AU Lee, Jong-Wook; Oh, Min-Rok; Koh, Yo-Hwan
- CS Semiconductor Research Division, Hyundai Electronics Industries Co., Ltd., Ichon-si, Kyoungki-do, 467-701, S. Korea
- SO J. Appl. Phys. (1999), 85(7), 3912-3915 CODEN: JAPIAU; ISSN: 0021-8979
- PB American Institute of Physics
- DT Journal
- LA English
- AB Local oxidn. of silicon-isolated thin-film silicon-on-insulator (SOI) device characteristics have been investigated in

terms of stress in the buried-oxide interface by both simulation and expt. A bonded SOI wafer with a 400 nm buried oxide and a sepn. by implanted oxygen SOI wafer with a 100 nm buried oxide are used for device fabrication. In the 100 nm buried-oxide case, boron atoms are accumulated at the silicon side in the interface between the silicon film and oxide (i.e., including the buried oxide and field oxide) due to a highly stressed oxide so that the increased boron concn. increases the threshold voltage of the edge channel. Therefore, it is found that there is no drain current hump in the subthreshold region of thin-film SOI n-channel metal -oxide-semiconductor field-effect transistors with 100 nm buried oxide. From the simulation, it is demonstrated that the 100 nm buried oxide has higher compressive stress than the 400 nm counterpart after the local oxidn. of silicon process.

RE.CNT 6 THERE ARE 6 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT

- L41 ANSWER 6 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 1997:183745 HCAPLUS
- DN 126:286064
- TI Reduction of the reverse short channel effect in thick SOI MOSFET's
- AU Tsoukalas, D.; Tsamis, C.; Kouvatsos, D. N.; Revva, P.; Tsoi, E.
- CS Institute of Microelectronics, NCSR "Demokritos", Aghia Paraskevi, 15310, Greece
- SO IEEE Electron Device Lett. (1997), 18(3), 90-92 CODEN: EDLEDZ; ISSN: 0741-3106
- PB Institute of Electrical and Electronics Engineers
- DT Journal
- LA English
- AB We show that the reverse short **channel** effect (RSCE) is reduced in NMOS devices made in thick silicon-on-**insulator** (SOI) **material**. The redn. of the RSCE depends on the thickness of the Si overlayer. It is found that the thinner the Si film, the less the threshold voltage roll-on. The exptl. findings are explained by a decrease of the lateral distribution of silicon interstitials generated at the source and **drain** (S/D) region and are related with their high recombination velocity at the buried oxide. This method can be used to sep. test the influence of S/D point defects on the RSCE from other different hypotheses reported in the literature. Coupled process-device simulation reveals that the method is very sensitive to fundamental point defect properties.
- L41 ANSWER 7 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 1996:433196 HCAPLUS
- DN 125:101495
- TI Suppressing the parasitic bipolar action of ultra-thin SOI MOSFET's using back-side-bias-temperature treatment
- AU Koizumi, Hiroshi; Shimaya, Masakazu; Tsuchiya, Toshiaki
- CS NTT LSI Laboratories, Atsugi, 243-01, Japan
- SO Annu. Proc. Reliab. Phys. [Symp.] (1996), 34th, 27-32 CODEN: ARLPBI; ISSN: 0099-9512
- DT Journal
- LA English
- AB A new suppression method for parasitic bipolar action is presented for fully depleted surface-channel nMOSFET's on SOI by using the back-side-bias-temp. (BSBT) treatment technique. This method improves subthreshold characteristics, source-drain breakdown voltage, and hot-carrier instability without degrading device characteristics.

BSBT treatment can suppress the parasitic bipolar action regardless of stress bias polarity. BSBT damage to the back-side interface between buried **oxide** and active Si **layer** was studied using several methods. The suppression mechanism proposed is the generation of fixed charges and interface traps at the back-side interface.

- L41 ANSWER 8 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 1996:250913 HCAPLUS
- DN 124:329453
- TI Comparison of standard and low-dose separation-by-implanted-oxygen substrates for 0.1-.mu.m SOI MOSFET applications
- AU Joachim, Hans-Oliver; Yamaguchi, Yasuo; Fujino, Takeshi; Kato, Takaaki; Inoue, Yasuo; Hirao, Tadashi
- CS ULSI Lab., Mitsubishi Elec. Corp., Hyogo, 664, Japan
- SO Jpn. J. Appl. Phys., Part 1 (1996), 35(2B), 983-7 CODEN: JAPNDE; ISSN: 0021-4922
- DT Journal
- LA English
- AB The influence of buried oxide thickness on short-channel effects in silicon-on-insulator MOSFET transistors (SOI MOSFET 's) is investigated. It is shown by anal. modeling and numerical simulation that, although a thin buried oxide helps to reduce the charge-sharing component of source and drain elec. fields through the oxide layers, substrate depletion underneath the thin buried oxide counteracts the oxide thinning. Although this effect is desired below the source and drain regions to maintain the SOI inherent low junction capacitances, it is detrimental to short-channel-effect suppression. The calcd. results are exptl. confirmed on 0.1-.mu.m SOI MOSFET's fabricated on both std. and low-dose sepn.-by-implanted-oxygen (SIMOX) substrates. A new structure for 0.15-.mu.m SOI MOSFET applications on a thin buried oxide substrate is proposed in which substrate depletion below the channel-forming region can be suppressed locally using self-aligned deep ion implantation.
- L41 ANSWER 9 OF 9 HCAPLUS COPYRIGHT 2002 ACS
- AN 1995:377329 HCAPLUS
- DN 122:303864
- TI Investigation of self-heating effects in submicron **SOI**MOSFETS
- AU Dallmann, Douglas A.; Shenai, Krishna
- CS Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, 53706, USA
- SO Proc. SPIE-Int. Soc. Opt. Eng. (1994), 2369(27th International Symposium on Microelectronics, 1994), 625-30 CODEN: PSISDG; ISSN: 0277-786X
- DT Journal
- LA English
- The presence of a buried oxide layer in Si causes enhanced self-heating in Si-On-Insulator (SOI) n-channel MOSFETs. The self-heating becomes more pronounced as device dimensions are reduced into the submicron regime. Two-dimensional numerical simulations were used to show that self-heating manifests itself as degraded drive current due to mobility redn. The heat flow equation was consistently solved with the classical semiconductor equations to study the effect of power dissipation on carrier transport. The simulated temp. increase in the channel region is in close agreement with recently measured data. Numerical simulation results also demonstrated accelerated turn-on of the parasitic bipolar transistor due to

self-heating. Simulation results were used to identify important scaling constraints caused by the bipolar transistor turn-on effect in SOI CMOS ULSI. In the deep submicron regime, SOI devices exhibited a neg. differential resistance due to increased self-heating with drain bias voltage. Detailed comparison with bulk devices suggested significant redn. in the drain-source avalanche breakdown voltage due to increased carrier injection at the source-body junction. These results place important limits on the max. supply voltage that can be applied.

```
=> D BIB AB 1-5
```

```
L38 ANSWER 1 OF 23 HCAPLUS COPYRIGHT 2002 ACS AN 2001:747066 HCAPLUS
```

DN 135:297034

TI Semiconductor device and procedure for its production.

IN Okumara, Yoshinori; Yamashita, Tomohiro

PA Mitsubishi Denki K.K., Japan

SO Ger. Offen., 122 pp.

CODEN: GWXXBX

DT Patent

LA German

FAN.CNT 1

_			_						
		PA1	TENT NO.	KIND	DATE	AP	DATE		
F	PΙ	DE	10056272	A1	20011011	DE	2000-10056272	20001114	
		JP	2001284467	A2	20011012	JP	2000-93260	20000330	
F	PRAI	JP	2000-93260	Α	20000330				

The penetration of a gate insulating film and the increase of the surface resistance in a gate electrode in a CMOS logic device are prevented in this invention, and the rising surface of a logic gate arrangement in the CMOS-logic device is also prevented. A nitride barrier layer is intended on the upper main surface of a high-melting metal silicide film on a flat area formed by the upper side wall of a nitride film. When an elec. connection is made between the upper wiring and the source/drain areas by means of via

holes, if the via hole positions are shifted, direct contact is avoided between the polycide gates and the contact holes. The threshold adjustment limit between the via holes and the gate electrode can be reduced in relation to the adjustment accuracy, which makes a redn. possible of the surfaces of the gate device components.

```
L38 ANSWER 2 OF 23 HCAPLUS COPYRIGHT 2002 ACS
```

AN 2001:731217 HCAPLUS

DN 135:265710

TI Integrated SRAM memory cell

IN Beer, Peter

PA Infineon Technologies A.-G., Germany

SO PCT Int. Appl., 30 pp.

CODEN: PIXXD2

DT Patent

LA German

FAN.CNT 1

		_																
	PA:	CENT :	NO.		KIN	<b>I</b> D	DATE			A)	PPLI	CATI	ON N	ο.	DATE			
PI	WO	2001	07384	47	A1		2001	1004		W	20	01-E	P353	7	2001	0328		
		W:	JP,	KR,	US													
		RW:	AT,	BE,	CH,	CY,	DE,	DK,	ES,	FI,	FR,	GB,	GR,	ΙE,	IT,	LU,	MC,	NL,
			PT,	SE,	TR													
	DE	1001	6444		A1		2001	1011		DI	E 20	00-1	0016	444	2000	0329		
	DE	1001	6444		C2	?	2002	0124										
	ΕP	1181	721		A1		2002	0227		E	20	01-9	1712	5	2001	0328		
		R:	ΑT,	BE,	CH,	DE,	DK,	ES,	FR,	GB,	GR,	IT,	LI,	LU,	NL,	SE,	MC,	PT,
			ΙĒ,														-	·
PRAI	DE	2000	-1001	16444	1 A		2000	0329										
	WO	2001	-EP35	537	W		2001	0328										
	_				_						_	_						

AB The invention relates to an SRAM memory cell, comprising (a) a planar selection MOSFET; (b) a 1st and a 2nd N channel

AN DN

TI

IN

PΑ

SO

DT

LA

PΙ

AB

device.

MOSFET connected in series, arranged along a sidewall of a trough; (c) a 1st and a 2nd connected P channel MOSFET, arranged along a 2nd sidewall of the trough opposite the 1st side; (d) a 1st conducting layer arranged on the base of the trough, for the elec. connection of the source connector region of the 2nd N channel MOSFET and the 2nd P channel MOSFET: (e) a 2nd conducting layer which forms the gate connections for the 2nd N channel MOSFET and the 2nd P channel MOSFET; (f) a 3rd conducting layer which forms the gate connections of the 1st N channel MOSFET and the 1st P channel MOSFET; (g) a 4th conducting layer for the elec. connection of the drain connection regions of the 1st N channel MOSFET and the 2nd P channel MOSFET and (h) 2 contacts running perpendicular to the semi-conductor surface, whereby the 1st contact connects the 1st and 3rd conducting layer to each other and the 2nd contact connects the 2nd and 4th elec. layers to each other. RE.CNT 3 THERE ARE 3 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT L38 ANSWER 3 OF 23 HCAPLUS COPYRIGHT 2002 ACS 2001:645656 HCAPLUS 135:203950 Method to fabricate a MOSFET using selective epitaxial growth to form lightly doped source/drain regions Ang, Ting Cheong; Quek, Shyue Fong; Ong, Puay Ing; Loong, Sang Yee Chartered Semiconductor Manufacturing Ltd., Singapore U.S., 7 pp. CODEN: USXXAM Patent English FAN.CNT 1 KIND DATE APPLICATION NO. DATE PATENT NO. US 6284609 B1 20010904 US 1999-435437 19991122 A method is presented for fabricating a sub-quarter micron MOSFET device. A semiconductor substrate is provided. Isolation regions are formed in this substrate. An oxide layer is provided overlying both the substrate and the isolation regions. The oxide layer is patterned and etched exposing 2 regions of the substrate. A selective epitaxial growth (SEG) is performed with in situ doping covering the 2 exposed substrate regions formed during the previous step. The doped SEG regions will form the source and drain contact regions of the MOSFET. The oxide layer region between the 2 doped SEG regions is then patterned and etched away exposing the substrate. This is followed by a gate oxide formation and either a polysilicon or metal gate deposition. Planarization is then performed on the surface to facilitate interconnection later in the process and to form the final gate structure. Thermal energy provided from processing steps or from a rapid thermal anneal (RTA) allows the doping atoms in the SEG regions to diffuse into the substrate thereby forming the active source/drain regions. This method allows precise control of the doping profile in the active source/drain region. An inter-level dielec. is then deposited over the entire surface. holes are then etched in the inter-level dielec. and metalization patterned to allow interconnection to the completed MOSFET

RE.CNT 8 THERE ARE 8 CITED REFERENCES AVAILABLE FOR THIS RECORD

#### ALL CITATIONS AVAILABLE IN THE RE FORMAT

```
L38 ANSWER 4 OF 23 HCAPLUS COPYRIGHT 2002 ACS
    2001:241807 HCAPLUS
AN
DN
    134:246234
    Eliminating buried contact trench in MOSFET devices
ΤI
    having self-aligned silicide
IN
    Wu. Shye-Lin
    Texas Instruments - Acer Incorporated, Taiwan
PA
    U.S., 11 pp., Cont.-in-part of U.S. Ser. No. 65,323.
SO
    CODEN: USXXAM
DT
    Patent
LA
    English
FAN.CNT 3
                                  APPLICATION NO. DATE
    PATENT NO.
                   KIND DATE
    _____
                                       ______
                                      US 1999-323773 19990601
    US 6211556 B1 20010403
PΙ
US 6127706 A 20001003
PRAI US 1998-65323 A2 19980423
                                       US 1998-65323 19980423
    A MOSFET device with buried contact structure on a semiconductor
    substrate has the following major elements with their relative locations.
    A gate insulator is on a portion of the substrate and a gate electrode is
    on the gate insulator. A gate sidewall structure is located on side-walls
    of the gate electrode. Inside the substrate, a lightly doped
    source/drain region is under the gate sidewall
    structure, and a doped source/drain region
    is abutting the lightly doped source/drain
    region and located aside from a region under the gate sidewall
    structure. In addn., a doped buried contact region is also in the
    substrate next to the doped source/drain
    region. On the substrate, a Si connection is located on a portion
    of the doped buried contact region, and a shielding block is on the doped
    buried contact region covering only a region uncovered by the Si
    connection. Specifically, the shielding block includes dielec. side-walls
    and Si side-walls and the shielding block is formed right next to the
    edge of the Si connection.
            THERE ARE 6 CITED REFERENCES AVAILABLE FOR THIS RECORD
RE.CNT 6
             ALL CITATIONS AVAILABLE IN THE RE FORMAT
L38 ANSWER 5 OF 23 HCAPLUS COPYRIGHT 2002 ACS
AN
   2001:1256 HCAPLUS
DN
   134:65037
    A CMOS integrated circuit having vertical transistors and a process for
TI
    fabricating same
IN
    Hergenrother, John Michael; Monroe, Donald Paul
PA
    Lucent Technologies Inc., USA
SO
    Eur. Pat. Appl., 27 pp.
    CODEN: EPXXDW
DT
    Patent
LA
    English
FAN.CNT 1
    PATENT NO.
                   KIND DATE
                                      APPLICATION NO. DATE
    ----
                                        -----
    EP 1063697 A1 20001227 EP 2000-304778 20000606
PΤ
       R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT,
            IE, SI, LT, LV, FI, RO
                   A2 20010130
    JP 2001028399
                                       JP 2000-181209 20000616
PRAI US 1999-335646
                    Α
                       19990618
```

A process for fabricating a CMOS integrated circuit with vertical

MOSFET devices is disclosed. In the process, .gtoreq.3 layers of material are formed sequentially on a semiconductor substrate. layers are arranged such that the 2nd layer is interposed between the 1st and 3rd layers. The 2nd layer is sacrificial, i.e., the layer is completely removed during subsequent processing. The thickness of the 2nd layer defines the phys. gate length of the vertical MOSFET devices. After the .gtoreq.3 layers of material are formed on the substrate, the resulting structure is selectively doped to form an n-type region and a p-type region in the structure. Windows or trenches are formed in the layers in both the n-type region and the p-type region. The windows terminate at the surface of the Si substrate in which one of either a source or drain region is formed. The windows or trenches are then filled with a semiconductor material. This semiconductor plug becomes the vertical channel of the transistor. Therefore the cryst. semiconductor plug is doped to form a source extension, a drain extension, and a channel region in the plug. Subsequent processing forms the other of a source or drain on top of the vertical channel and removes the sacrificial 2nd material layer. The removal of the sacrificial 2nd layer exposes a portion of the doped semiconductor plug. The device gate dielec. is then formed on the exposed portion of the doped semiconductor plug. The gate electrode is then deposited. The phys. gate length of the resulting device corresponds to the deposited thickness of the 2nd material layer.

RE.CNT 12 THERE ARE 12 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT

### => D BIB AB 6-9

```
L38 ANSWER 6 OF 23 HCAPLUS COPYRIGHT 2002 ACS
```

AN 2001:1254 HCAPLUS

DN 134:65035

TI Process for fabricating vertical transistors

IN Hergenrother, John Michael; Monroe, Donald Paul; Weber, Gary Robert

PA Lucent Technologies Inc., USA

SO Eur. Pat. Appl., 21 pp.

CODEN: EPXXDW

DT Patent

LA English

FAN.CNT 2

	PATENT NO.					ND I	DATE			AP	PLIC	CATIO	и ис	ο.	DATE			
PΙ	EP	1063	694		A:	1 :	2000	1227		EP	200	00-30	0479	7	2000	0606		
		R:	ΑT,	BE,	CH,	DΕ,	DK,	ES,	FR,	GB,	GR,	IT,	LI,	LU,	NL,	SE,	MC,	PT,
			ΙE,		LT,		FI,	RO										
	US	6197	641		B	1 :	2001	0306		US	199	99-33	3570	7	1999	0618		
	JP	2001	05742	27	A2	2 :	2001	0227		JP	200	00-18	8354	5	20000	0619		
PRAI	US	1999	-335	707	A		1999	0618										
	US	1998	-143	274	A:	1 :	1998	0828										

AB A process for fabricating a vertical MOSFET device for use in integrated circuits is disclosed. In the process, .gtoreq.3 layers of material are formed sequentially on a semiconductor substrate. The 3 layers are arranged such that the 2nd layer is interposed between the 1st and 3rd layers. The 2nd layer is sacrificial, i.e., the layer is completely removed during subsequent processing. The thickness of the 2nd layer defines the phys. gate length of the vertical MOSFET. In the process the 1st and 3rd layers have etch rates that are significantly lower than the etch rate of the 2nd layer in an etchant selected to remove

the 2nd layer. The top layer, which is either the 3rd or subsequent layer, is a stop layer for a subsequently performed mech. polishing step that is used to remove materials formed over the .gtoreq.4 layers. After the .gtoreq.3 layers of material are formed on the substrate, a window or trench is formed in the layers. The window terminates at the surface of the Si substrate in which one of either a source or drain region is formed in the Si substrate. The window or trench is then filled with a semiconductor material. semiconductor plug becomes the vertical channel of the transistor. Therefore the cryst. semiconductor plug is doped to form a source extension, a drain extension, and a channel region in the plug. Subsequent processing forms the other of a source or drain on top of the vertical channel and removes the sacrificial 2nd material layer. The removal of the sacrificial 2nd layer exposes a portion of the doped semiconductor plug. The device gate dielec. is then formed on the exposed portion of the doped semiconductor plug. The gate electrode is then deposited. The phys. gate length of the resulting device corresponds to the deposited thickness of the 2nd material layer.

RE.CNT 6 THERE ARE 6 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT

```
L38 ANSWER 7 OF 23 HCAPLUS COPYRIGHT 2002 ACS
     2000:900940 HCAPLUS
AN
DN
    134:64907
     A method of manufacturing a semiconductor device with a transistor having
TT
     a dielectric gate of shorter length
     Stolk, Peter A.; Ponomarev, Youri
IN
     Koninklijke Philips Electronics N.V., Neth.
PA
SO
     PCT Int. Appl., 25 pp.
     CODEN: PIXXD2
DΤ
     Patent
    English
LA
FAN.CNT 1
     PATENT NO.
                      KIND DATE
                                           APPLICATION NO. DATE
     -----
                      ----
                            -----
PΙ
     WO 2000077828
                      A2
                            20001221
                                           WO 2000-EP5012
                                                             20000531
     WO 2000077828
                      A3
                            20010712
         W: JP, KR
         RW: AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL,
             PT, SE
                       A2
                           20011004
                                           EP 2000-938722
                                                             20000531
         R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT,
             IE, SI, LT, LV, FI, RO
PRAI EP 1999-201869
                            19990611
                      Α
     WO 2000-EP5012
                            20000531
                       W
     In a method of manufg. a semiconductor device comprising a transistor
     having a gate insulated from a channel by a gate dielec., which
     channel is provided in an active region of a
     first cond. type provided at a surface of a semiconductor body and has a
     length L over which it extends between a source zone
     and a drain zone of a second cond. type, the active
    region of the first cond. type is defined in the semiconductor
body, and a dielec. layer is applied which is provided
    with a recess at the area of the gate planned to be provided at a later
     stage, in which recess an insulating layer is applied,
     forming the gate dielec. of the transistor. A first conductive layer and
     a second conductive layer are applied, the first conductive layer being
     relatively thin compared to the width of the recess, which first
```

Serial No.:09/924,787

conductive layer and second conductive layer jointly form the gate of the transistor and fill the recess in the dielec. layer.

The gate comprises a central portion and side end portions positioned along either side of the central portion, which central portion and side end portions are in contact with the gate dielec. and jointly establish a end portion of the gate varying across the length L of the

```
channel.
L38 ANSWER 8 OF 23 HCAPLUS COPYRIGHT 2002 ACS
    2000:769035 HCAPLUS
   Method of making high performance MOSFET with integrated
NA
    simultaneous formation of source/drain and gate regions
DN
    Gardner, Mark I.; Gilmer, Mark C.; Paiz, Robert
    Advanced Micro Devices, Inc., USA
IN
PΑ
    U.S., 14 pp.
SO
     CODEN: USXXAM
     Patent
DT
                                         APPLICATION NO. DATE
    English
 LA
 FAN.CNT 1
                    KIND DATE
                                          -----
                                          US 1998-157973 19980921
     PATENT NO.
      -----
     An integrated circuit and a method of making a transistor thereof are
      provided. The method includes the steps of forming a 1st stack on the
      substrate and a 2nd stack on substrate in spaced-apart relation to the 1st
 PΤ
      stack, where the 1st stack has a 1st layer and 1st and 2nd spacers
      adjacent to the 1st layer and the 2nd stack has a 2nd layer and 3rd and
      4th spacers adjacent to the 2nd layer. A gate dielec.
      layer is formed on the substrate between the 1st and 2nd stacks
      and a 1st conductor layer is formed on the gate dielec.
       formed beneath the 1st conductor layer and a 2nd source/
       layer. A 1st source/drain region is
       drain region is formed beneath the 2nd conductor layer.
       The 1st and 2nd layers are removed and a 1st contact is formed on the 1st
       source/drain region and a 2nd contact is
       formed on the 2nd source/drain region. The
       formation and provides for gate electrodes with work functions tailored
       method integrates gate and source/drain region
                THERE ARE 4 CITED REFERENCES AVAILABLE FOR THIS RECORD
        for n-channel and p-channel devices.
                ALL CITATIONS AVAILABLE IN THE RE FORMAT
   RE.CNT 4
   L38 ANSWER 9 OF 23 HCAPLUS COPYRIGHT 2002 ACS
        2000:383837 HCAPLUS
        MOS thin film transistor and method of fabricating same
        Yamazaki, Shunpei; Ohtani, Hisashi; Suzawa, Hideomi; Takayama, Toru
   DN
        Semiconductor Energy Laboratory Co., Ltd., Japan
   ΤI
    IN
        Eur. Pat. Appl., 66 pp.
    PΑ
         CODEN: EPXXDW
         Patent
    DT
         English
                                             APPLICATION NO. DATE
    LA
    FAN.CNT 1
                     KIND DATE
                                              _----
         PATENT NO.
                                             EP 1999-124230 19991203
                               _ _ _ _ _ _
                         _---
         ------
                               20000607
             R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT,
                         A2 20000607
A3 20000927
         EP 1006589
     PΙ
         EP 1006589
```

IE, SI, LT, LV, FI, RO
JP 2000228527 A2 20000815 JP 1999-345498 19991203

PRAI JP 1998-344746 A 19981203

AB There is provided a cryst. TFT in which reliability comparable to or superior to a MOS transistor can be obtained and excellent characteristics can be obtained in both an on state and an off state

superior to a MOS transistor can be obtained and excellent characteristics can be obtained in both an on state and an off state. A gate electrode of the cryst. TFT is formed of a laminate structure of a 1st gate electrode made of a semiconductor material and a 2nd gate electrode made of a metal material. An n-channel TFT includes an LDD region, and a region overlapping with the gate electrode and a region not overlapping with the gate electrode are provided, so that a high elec. field in the vicinity of a drain is relieved, and at the same time, an increase of an off current is prevented.

#### => D BIB AB 10-23

L38 ANSWER 10 OF 23 HCAPLUS COPYRIGHT 2002 ACS

AN 2000:367145 HCAPLUS

DN 132:355637

TI Semiconductor devices having a thin film field-effect transistor and corresponding manufacturing methods

IN Yamazaki, Shunpei

PA Semiconductor Energy Laboratory Co., Ltd., Japan

SO Eur. Pat. Appl., 60 pp.

CODEN: EPXXDW

DT Patent

LA English

FAN.CNT 1

PΙ

PATENT NO. KIND DATE APPLICATION NO. DATE

EP 1005094 A2 20000531 EP 1999-123427 19991124

R: AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LI, LU, NL, SE, MC, PT,

IE, SI, LT, LV, FI, RO JP 2000223716 A2 20000811 JP 1999-334453 19991125

PRAI JP 1998-333623 A 19981125

The gate electrode of a non-amorphous TFT consists of a 1st gate layer (113,116) disposed on a gate insulating film (103) and made of a material selected from Si, Ta, Ti, W or Mo and compds. thereof, a 2nd gate layer (114,117) disposed on said 1st gate layer at a distance from the edge of said 1st gate layer and made of a low resistivity material such as Cu or Al and a 3rd gate layer (115,118) disposed on said 1st and 2nd gate layers and made of a material selected from Si, Ta, Ti, W or Mo and compds. thereof, thereby to enhance the thermal resistance of the gate electrode. Besides, such an n-channel TFT may be provided with a low-concn. impurity region (106a,106b) which adjoins a channel region (104), and which includes a 1st subregion (106a) overlapped by the gate electrode and a 2nd subregion (106b) not overlapped by the gate electrode, thereby to mitigate a high elec. field near the drain (108) of the TFT and to simultaneously prevent the OFF current of the TFT from increasing.

L38 ANSWER 11 OF 23 HCAPLUS COPYRIGHT 2002 ACS

AN 1999:43921 HCAPLUS

DN 130:146987

TI Improving the characteristics of ultra-thin-film fully-depleted metal-oxide-semiconductor field effect transistors on SIMOX (separation by IMplanted OXygen) by selective tungsten deposition on source and drain region

Serial No.:09/924,787

AU Sato, Yasuhiro; Kosugi, Toshihiko; Tsuchiya, Toshiaki; Ishii, Hiromu

CS NTT Sysrenm Electronics Laboratories, Kanagawa, 243-0198, Japan

SO Jpn. J. Appl. Phys., Part 1 (1998), 37(12A), 6290-6294 CODEN: JAPNDE; ISSN: 0021-4922

PB Japanese Journal of Applied Physics

DT Journal

LA English

Selective tungsten (W) chem.-vapor-deposition (CVD) with hydrogenation and AΒ hydrogen-termination (HHT) is applied to ultra-thin-film fully-depleted (FD) metal-oxide-semiconductor field effect transistors (MOSFETs) on SIMOX (Sepn. by IMplanted OXygen) for reducing the sheet resistance of source and drain regions. 0.25-.mu.m-gate MOSFETs on SIMOX ( MOSFETs/SIMOX) with a top Si layer with a thickness of 50 nm are fabricated using selective W-CVD, and their characteristics, including hot-carrier effects and latch-onset voltage, are systematically investigated. It is found that selective W-CVD with HHT can reduce the source/drain (S/D) sheet resistance in 50-nm-thick ultra-thin-film SIMOX to 10 .OMEGA./sq. or less. This ensures that W deposition increases the drain satn. current. It is also found that W deposition largely suppresses the parasitic bipolar effects. Consequently, the anomalous subthreshold slope diminishes, hot carrier reliability improves, and the latch-onset voltage rises to over 2.5 V. Moreover, it is clarified that the parasitic bipolar effects are largely suppressed when the W layer is within 0.3 .mu.m from the source/body junction. This is because W effectively exts. the holes generated by impact ionization, and thus suppresses the accumulation of holes which would otherwise induce an increase in the body potential.

RE.CNT 16 THERE ARE 16 CITED REFERENCES AVAILABLE FOR THIS RECORD ALL CITATIONS AVAILABLE IN THE RE FORMAT

```
L38 ANSWER 12 OF 23 HCAPLUS COPYRIGHT 2002 ACS
```

AN 1997:140927 HCAPLUS

DN 126:165245

TI Field effect semiconductor devices and their manufacture

IN Kuroda, Hideaki

PA Sony Corp, Japan

SO Jpn. Kokai Tokkyo Koho, 30 pp.

CODEN: JKXXAF

DT Patent

LA Japanese

FAN. CNT 1

1 1 11	0114 1						
	PATENT NO.	KIND	DATE	APPLICATION NO.	DATE		
					~		
PI	JP 08335701	A2	19961217	JP 1995-325148	19951120		
	JP 3209064	B2	20010917				
PRAI	JP 1995-42411	Α	19950207				
	JP 1995-107903	Α	19950407				

The device has dummy patterns extending parallel to the gate electrode on the device isolation regions, insulating sidewalls formed on the sides of the gate electrodes and the dummy patterns, depressions between the sidewalls of the gate electrodes and those of the dummy patterns, and an elec. conductive layer in the depressions (e.g., sepd. from the gate electrodes by the sidewalls). The conductor layer requires no contact hole for connection to the diffusion layer, lowers the sheet resistance of the diffusion layer, can produce shallow diffusion regions, and requires contact plugs for connection to the overlying wiring layer through an interlayer insulating

film with increased allowance in alignment.

L38 ANSWER 13 OF 23 HCAPLUS COPYRIGHT 2002 ACS

AN 1996:612489 HCAPLUS

DN 125:236278

TI Semiconductor device with low contact resistance and its manufacture

IN Itsushiki, Kaihei; Watanabe, Hirobumi; Tanigawa, Tetsuo; Shindo, Yasuyuki

PA Ricoh Kk, Japan

SO Jpn. Kokai Tokkyo Koho, 6 pp.

CODEN: JKXXAF

DT Patent

LA Japanese

FAN.CNT 1

PATENT NO. KIND DATE APPLICATION NO. DATE

JP 08204009 A2 19960809 JP 1995-12436 19950130

PI JP 08204009 A2 19960809 JP 1995-12436 19950130

The method involves the following steps: (1) in an insulator film, forming contact-holes which reach source /drain regions; (2) forming a high m.p. metal film on the bottoms of the contact-holes; (3) implanting Si ions into the high-m.p. metal film; and (4) thermally treating the whole to form silicide films at the bottoms of the contact-holes. In the step 4, not only the Si in the source/drain regions but also the Si implanted in the surface of the high-m.p. metal film diffuses towards the inside of the high-m.p. metal film, so that the silicide films are formed in a short time. A semiconductor device manufd. by the method is also claimed. The device is useful for MOSFET.

L38 ANSWER 14 OF 23 HCAPLUS COPYRIGHT 2002 ACS

AN 1996:548316 HCAPLUS

DN 125:183144

TI Manufacture of semiconductor memory devices

IN Takaishi, Yoshihiro

PA Nippon Electric Co, Japan

SO Jpn. Kokai Tokkyo Koho, 14 pp.

CODEN: JKXXAF

DT Patent

LA Japanese

FAN.CNT 1

	PATENT NO.	KIND	DATE	APPLICATION NO.	DATE		
PI	JP 08153857	A2	19960611	JP 1994-294394	19941129		
	JP 2643870	B2	19970820				
	US 5726083	A	19980310	US 1995-562224	19951128		
PRAI	JP 1994-294394		19941129				

The title process comprises (1) sequential formation of a N- and a P-well in regions for a part of the peripheral circuit, and the rest of the peripheral circuit and the memory array on a 1st cond. type Si substrate, a field oxide and gate oxide film on desired regions, and word lines and gate electrodes on regions of the memory array and the peripheral circuit, resp., a 1st n-diffusion layer on the p-well in the region of the memory array by ion implantation with a mask from the word lines and the field oxide film, and a 2nd n-diffusion layer on the p-well in the region of the peripheral circuit and a p-diffusion layer on the n-well by implantation of As ions and BF2 ions, resp., with a mask from the gate electrodes, the field oxide film, etc., (2) sequential formation of a 1st interlayer insulating film on the substrate surface and bit contact holes therethrough reaching the 1st n-diffusion layer, bit lines

ΤI

ΙN

Manufacture of MOS transistors

Saito, Shuichi

being connected to the diffusion layer, a 2nd interlayer insulating film on the surface and storage node contact holes through the 1st and the 2nd interlayer insulating film reaching the 1st n-diffusion layer, storage node electrodes being connected to the 1st n-diffusion layer, and a Ta205 film covering the electrodes forming cell plate electrodes and the memory array, and a 3rd interlayer insulating film on the surface, (3) formation of 1st and 2nd contact holes reaching the n- and the p-diffusion layer, resp. Formation of a SiO2 protective film on the surface by plasma CVD, and implantation of P and BF2 ions in the 1st and the 2nd contact holes forming a n- and a p-ion implanted layer, resp., in shallow regions of the diffusion layers, (4) removal of the bottoms of the 1st and the 2nd contact holes, and the surface of the SiO2 film, sequential deposition of a Ti and a TiN film and silicidation thereof at 500f', CVD of a W film and etching back thereof leaving the film in the contact holes, sputtering deposition of an Al alloy film on the surface, and etching of the Al alloy, the TiN, and the Ti film forming a metal wiring for the peripheral circuit. A dynamic RAM having stacked capacitors and a peripheral circuit with complementary MOS devices may be produced, and increase of leakage current of the capacitor is suppressed and desired contact resistance is obtained.

```
ANSWER 15 OF 23 HCAPLUS COPYRIGHT 2002 ACS
L38
    1995:735300 HCAPLUS
AN
DN
    123:129646
TI
    MOSFET's and manufacture thereof
ΙN
    Kimura, Shinichiro; Kure, Tokuo; Hisamoto, Masaru
PA
    Hitachi Ltd, Japan
    Jpn. Kokai Tokkyo Koho, 11 pp.
SO
    CODEN: JKXXAF
DT
    Patent
LA
    Japanese
FAN.CNT 1
    PATENT NO.
                 KIND DATE
                                   APPLICATION NO. DATE
    JP 07038095 A2 19950207 JP 1993-182279
                                         -----
PΙ
                                                        19930723
AΒ
    The title process comprises prepn. of a semiconductor substrate having low
    conc. source-drain regions and a 1st
    insulating film on its surface, sequential formation of
    an openings in the insulating film, grooves
    on the channel regions through the openings, gate
    insulating film in the grooves, and gate
    electrodes (e.g., from a refractory metal) on the 1st and the gate
    insulating film, removal of the 1st insulating
    film using the gate electrodes as a mask, formation of a side wall
    insulating film on the sides of the 1st
    insulating film and the gate electrodes in
    self-alignment, and doping to form high concn. source-
    drain regions using the side wall insulating
    film as a mask. Short channel effect is suppressed and
    gate-drain capacitance is made small with the thickness of the
    1st insulating film.
L38 ANSWER 16 OF 23 HCAPLUS COPYRIGHT 2002 ACS
AN
    1993:92498 HCAPLUS
DN
    118:92498
```

AΒ

```
NEC Corp., Japan
PA
    Jpn. Kokai Tokkyo Koho, 4 pp.
SO
    CODEN: JKXXAF
DT
   Patent
LA
    Japanese
FAN.CNT 1
                  KIND DATE
                                  APPLICATION NO. DATE
    PATENT NO.
    JP 04192563 A2 19920710 JP 1990-324803 19901127
PΤ
    Manuf. of an MOS transistor includes (a) after prepg. a gate
AB
    electrode or source and drain regions,
    forming a spacer from an oxide or nitride or metal film, or poly-Si; (b)
    forming an opening, with the use of a resist, in only the area
    corresponding to the source region; (c) implanting
    channel-forming impurity ions (e.g., B) through the opening; and
    (d) thermally activating the impurity. The method can decrease practical
    channel length.
L38 ANSWER 17 OF 23 HCAPLUS COPYRIGHT 2002 ACS
    1992:141973 HCAPLUS
AN
DN
    116:141973
    Semiconductor-on-insulator MOS transistor and its manufacture
TI
    Yamano, Takeshi; Yamaguchi, Yasuo; Ajika, Natsuo
IN
PΑ
    Mitsubishi Electric Corp., Japan
    Jpn. Kokai Tokkyo Koho, 3 pp.
SO
    CODEN: JKXXAF
DT
    Patent
T.A
    Japanese
FAN. CNT 1
                                  APPLICATION NO. DATE
    PATENT NO.
                   KIND DATE
    JP 03261178 A2 19911121 JP 1990-59680 19900310
PΙ
    A semiconductor-on-insulator MOS transistor comprises a
AB
    high-m.p. metal film between a gate insulating
    film and source-drain regions under
    a gate electrode, and can prevent the charge-up in a channel
    region by flowing the charges generated in the channel
    region into the source region. A method for
    manufg. the transistor is also claimed.
L38 ANSWER 18 OF 23 HCAPLUS COPYRIGHT 2002 ACS
   1988:581880 HCAPLUS
AN
DN
   109:181880
    Method for manufacturing a complementary MOS type semiconductor
TI
    Sato, Masaki; Shinada, Kazuyoshi
IN
PΑ
    Toshiba Corp., Japan
SO
    U.S., 11 pp.
    CODEN: USXXAM
DT
    Patent
LA
    English
FAN.CNT 1
    PATENT NO. KIND DATE APPLICATION NO. DATE
    -----
                                         -----
    US 4743564 A 19880510 US 1985-813142 19851224
JP 02048146 B4 19901024 JP 1985-164612 19850725
PΙ
PRAI JP 1984-276138 19841228
JP 1985-164612 19850725
```

The method includes the following steps. A 1st and 2nd conductive

diffusion region are formed in a well region and a semiconductor substrate, resp., and a gate electrode is formed thereon. An insulation layer is formed on the semiconductor substrate and the well region. A contact hole is opened by selectively removing the insulation layer corresponding to the 1st and the 2nd conductive diffusion regions. At least 1 metal layer selected from a group consisting of metal (e.g., W) and metal (e.g., W) silicide having a high m.p. is formed on an exposed surface of the 1st and the 2nd conductive diffusion regions. The semiconductor substrate is heated to melt at least part of the insulation layer and form a tapered portion. A wiring layer is formed on the contact hole. This method prevents the contact resistance from increasing, the impurity of 1 region from diffusing into the other impurity regions, the impurity of the impurity regions from decreasing, and improves the reliability of the wiring layer by forming a tapered contact hole. These advantages permit high component d. by miniaturizing the device.

```
L38 ANSWER 19 OF 23 HCAPLUS COPYRIGHT 2002 ACS
```

AN 1988:178481 HCAPLUS

DN 108:178481

TI Preparation of buried **oxide layers** and **MOS** transistors

IN Kamins, Theodore I.; Colinge, Jean Pierre; Marcoux, Paul J.; Roylance, Lynn M.; Moll, John L.

PA Hewlett-Packard Co., USA

SO Ger. Offen., 12 pp.

CODEN: GWXXBX

DT Patent

LA German

FAN.CNT 1

	PATENT NO.	KIND	DATE	APPLICATION NO.	DATE		
ΡI	DE 3726842	A1	19880218	DE 1987-3726842	19870812		
	US 4810664	Α	19890307	US 1986-896560	19860814		
PRAI	US 1986-896560		19860814				

Buried oxide layers are formed only under the source and drain regions by O ion implantation through a W- or nitride-contg. mask. The advantages of the Si-on-insulator structure (e.g., decreased capacitance and leakage current and increased speed) are retained, while the channel is coupled with the substrate and is kept at the same potential.

L38 ANSWER 20 OF 23 HCAPLUS COPYRIGHT 2002 ACS

AN 1988:141681 HCAPLUS

DN 108:141681

TI Manufacturing a MOS semiconductor device with a planarized conductive layer

IN Hiruta, Yoichi

PA Toshiba Corp., Japan

SO U.S., 10 pp. CODEN: USXXAM

DT Patent

LA English

FAN.CNT 1

SO

DT

LA

Jpn. Kokai Tokkyo Koho, 6 pp.

CODEN: JKXXAF

Patent Japanese

A2 19860903 JP 1985-39235 19850228 JP 61198780 19850228 PRAI JP 1985-39235 A method of manufg. a semiconductor device is described in which the proportion of the area occupied by the source and drain regions can be reduced. In this method, the side walls of a gate electrode are 1st selectively deposited with an insulating film, then conductive material layers are selectively formed on the source and drain regions, partially extending to side portions of element isolation regions, and, after forming an insulating protective film over the entire surface of the resultant structure, contact holes are formed to reach the conductive material layers for forming source and drain wiring layers. L38 ANSWER 21 OF 23 HCAPLUS COPYRIGHT 2002 ACS 1986:506860 HCAPLUS AN105:106860 DN Gate, contact, and interconnection structures of an MOS ΤI integrated circuit PΑ Texas Instruments Inc., USA SO Jpn. Kokai Tokkyo Koho, 5 pp. CODEN: JKXXAF DT Patent Japanese LAFAN.CNT 1 PATENT NO. KIND DATE APPLICATION NO. DATE \_\_\_\_\_ JP 61081668 A2 19860425 JP 1985-137653 19850624 PT JP 05077175 B4 19931026 A 19891017 19840625 US 4874720 US 1987-136043 19871221 PRAI US 1984-624166 The gate, contact, and interconnection structures of an MOS integrated circuit consists of: (1) a W electrode formed on a Si substrate via a Si oxide thin layer; (2) an oxide coating, which encapsulates the gate electrode, on the side walls of the gate electrode; (3) highly doped source-drain regions self-aligned with the side-wall coating; (4) a W layer, which is self-aligned with the side-wall coating, on the sourcedrain regions; (5) a thick insulator coating on the gate electrode, W layer, and sourcedrain regions; and (6) metal contacts contacting the silicide layer via the contact holes in the insulator coating and an interconnection strip consisting of successive layers of Mo, W, and Au. A method for the prepn. of the structures are also described. L38 ANSWER 22 OF 23 HCAPLUS COPYRIGHT 2002 ACS 1986:506853 HCAPLUS AN DN 105:106853 Gate, contact, and interconnection structure of an MOS TIintegrated circuit PA Texas Instruments Inc., USA

FAN.CNT 1
PATENT NO. KIND DATE APPLICATION NO. DATE

JP 61081670

19931111 **B4** JP 05081052 19840625 PRAI US 1984-624165 The gate, contact, and interconnection structures of an MOS integrated circuit consists of the following: (1) a metal gate of a thin Mo layer on a SiO2 thin layer, a relatively thick W layer on the Mo layer, and an oxide coating on the gate and gate side walls; (2) highly doped source-drain regions self-aligned with side-wall oxide coating; (3) a W silicide layer self-aligned with the side-wall oxide coating on the source-drain regions; (4) a thick insulator coating on the gate, W silicide layer and source-drain regions; and (5) metal contacts and interconnection strips contacting the W silicide layer via contact holes in the insulator coating. Addnl., the metal contacts and interconnection strips consist of a thin W layer only in the contact holes, a thin Mo layer on the W layer and insulator coating, a relatively thick W layer on the Mo layer, and a Au layer on the relatively thick W layer.

JP 1985-137655 19850624

- L38 ANSWER 23 OF 23 HCAPLUS COPYRIGHT 2002 ACS
- AN 1986:452865 HCAPLUS
- DN 105:52865
- TI Patterned implanted buried-oxide transistor structures
- AU Kamins, T. I.; Marcoux, P. J.; Moll, J. L.; Roylance, L. M.

19860425

A2

- CS Hewlett-Packard Lab., Palo Alto, CA, 94304, USA
- SO J. Appl. Phys. (1986), 60(1), 423-6 CODEN: JAPIAU; ISSN: 0021-8979
- DT Journal
- LA English
- MOSFET's were fabricated with a buried-oxide
  layer implanted under only the source and drain
  regions. W selectively chem. vapor deposited over the polysilicon
  gate electrode limited the O-implanted area and provided a self-aligned
  structure. The surface of the source and drain
  regions was raised above that of the channel by the
  implanted oxide. The buried oxide formed under the source and
  drain regions joined smoothly with the surrounding field
  oxide. Some addnl. oxide was formed beneath the thermally grown field
  oxide by the implanted O, and significant field oxide was apparently
  removed by sputtering during the implantation. A simplified, non-optimum,
  transistor-fabrication process produced depletion-mode, n-channel
  devices which exhibited transistor action.